# Verification of 16 Bit Pipelined Adder

Ameya Chhatre
Prashis Raghuwanshi

### Overview

- Introduction
- Block Diagram & Structure
- Verification
- Block Diagrams
- Code Snippet
- Implementation
- Challenges


# 16 Bit Pipelined Adder

#### Input / Output Signals:

- Input Signals: 16 bit a, 16 bit b, Carry In
- Output Signals: 17 bit Output (16 bit data + 1 bit Carry Out)

#### Registers:

- Internal Register: 33 bit (16 bit a + 16 bit b + Carry In)
- Pipelined Register: 25 bit (upper 8 bit a&b + sum of lower bits of a&b+ carry)
- Output Register: 17 bit (16 bit output + final Carry Out)




16 bit sum + Cout = 17 bit Result

#### A Pipelined 16 bit adder

# Pipelining Approach

- Pipelining has been done to operate at higher throughput by distributing the processing over multiple cycles of the clock
- Trade off between speed and physical resources warrant this approach
- More registers needs to be used
- The architecture contains an additional register (PR) between the data input register (IR) and the data output registers.

## Structure



```
module adder # (parameter
                                                            Design
size = 16,
                                                              Code
half = size/2,
                         //8
double = 2*size,
                         //32
triple = 3*half,
                         //24
size1 = half - 1,
                         1/7
size2 = size - 1,
                         //15
size3 = half + 1,
                         //9
                         //R1 = 1
R1 = 1,
L1 = half,
                         //L1 = 8
R2 = size3,
                        //R2 = 9
L2 = size,
                        //L2 = 16
R3 = size + 1,
                       //R3 = 17
L3 = size + half,
                        //L3 = 24
R4 = double - half + 1,
                      //R4 = 25
L4 = double
                         //L4 = 32
                         //L1 = 8; L2 = 16; L3 = 24; L4 = 32
                         //R1 = 1; R2 = 9; R3 = 17; R4 = 25
```

```
input [15:0] a, b, //16 bit inputs
input c in, clock,
output [size2:0] sum, // 16 bit output
output c out
);
                       //33 bit IR
reg [double:0]
             IR;
reg [triple:0] PR; //25 bit PR
reg [size:0]
           OR; //17 bit OR
assign {c out, sum} = OR; // 1 bit carry out + 16 bit sum = 17 bit OR
```

```
IR[0] \leftarrow c in;
                  // We are loading the 16 bit input data in a & b + carry in signal in the Input Register = 33 bit data
IR[L1:R1] <= a[size1:0]; //IR[8:1] <= a[7:0]</pre>
IR[L2:R2] <= b[size1:0]; //IR[16:9] <= b[7:0]</pre>
IR[L3:R3] <= a[size2: half]; //IR[24:17] <= a[15:8]</pre>
IR[L4:R4] <= b[size2: half]; //IR[32:25] <= b[15:8]</pre>
//Load Pipeline Register
                             //Piperline Register is 25 bit. We are loading the upper (upper 8 bit a, upper 8 bit b) bits of IR +
                             //8 bit a + 8 bit b + Cin bit = 9 bit data
PR[L3:R3] <= IR[L4:R4]; //PR[24:17] <= IR[32:25]
PR[L2:R2] <= IR[L3:R3]; //PR[16:9] <= IR[24:17]
                                                         //PR[8:0] \le IR[16:9] + IR[8:1] + IR[0] //PR[8] is the Cout of 1st stage
PR[half:0] <= IR[L2:R2] + IR[L1:R1] + IR[0];
// Load Output Register //Output Register is 17 bit. addition of upper 8 bits of a, upper 8 bits of b + 9 bits from lower addition
OR \leftarrow {{1'b0, PR[L3:R3]}} + {{1'b0, PR[L2:R2]}} + PR[half]; //OR \leftarrow (0, 8) + (0, 8) + 1bit = 17 bits //OR[16] is the Cout of last Stage
```


always @ (posedge clock) begin

//Load Input Register

end

endmodule

## The SystemVerilog Test Environment



```
parameter simulation cycle = 100;
                                                         Interface
logic [15:0] a;
logic [15:0] b;
logic c in;
logic [size2:0] sum;
logic c out;
clocking cb @ (posedge clk);
 default input #1 output #1;
 output a;
 output b;
 output cin;
 input sum;
 input c out;
endclocking
```

modport TB (output a, output b, output c in, clocking cb, input sum, input c out);

#### endinterface

interface adder io(input logic clk);

```
module adder test top;
bit clk;
adder io top if (clk);
adder tb t(top if);
∃adder dut(
 .a(top if.a),
                                                  Top Level
 .b(top if.b),
 .c_in(top if.c_in),
 .clk(top if.clk),
 .sum(top if.sum),
 .c out (top if.c out)
-);
∃initial begin
forever begin
    #5
    clk = ~clk;
    end
  end
endmodule
```

#### **TESTBENCH**

// To repeat the operation 50 times

//Functional Coverage for input a

//Functional Coverage for input b

```
program automatic adder tb (adder io.TB adder io);
int in=0;
                                                 //Value of input a from the design goes into in
 int in1=0:
                                                 //Value of input b from the design goes into in1
logic cin;
                                                 //Carry In
 logic [16:0]est sum;
                                                 //17 bit output
 logic [15:0]est sum1;
                                                 //17 bit output seperated into 16 bit sum & 1 bit carry
logic carry;
                                                 //Carry out
```

int j = 0;

endgroup

endgroup

covergroup funct;

covergroup funct2;

coverpoint adder io.a

coverpoint adder io.b

{option.auto bin max = 4;}


{option.auto bin max = 4;}

```
class good sum;
     rand int len[];
                                                  // Define Constraints for input a
     constraint c len {foreach (len[i])
     len[i] inside {[1:65535]};
     len.sum() > 65535;
     len.size() inside {[10:1000]};} ;
     rand int len1[];
                                                  // Define Constraints for input b
     constraint c len1 {foreach (len1[k])
     len1[k] inside {[1:65535]};
     len1.sum() > 65535;
     len1.size() inside {[10:1000]};}
                                                  //Generate Random Values based on Constraints.
task run();
     assert(randomize());
 endtask
endclass
```

```
ptask driveinput();
                                                 // Drive the input signal @ clock edge of Clocking block
    begin
    @adder io.cb;
    begin
     @adder io.cb;
     adder io.a = ua.len[j];
                                                 // Random values into input a
                                                 // Random values into input b
     adder io.b = ua.len1[j];
     adder io.c in = 1'b0;
                                                 // Carry In initialized to 0
     functa.sample();
                                                 // Functional Covererage for input a
     functb.sample();
                                                 // Functional Covererage for input b
     @adder io.cb;
     @adder io.cb;
     in = adder io.a;
     in1 = adder io.b;
     cin = adder io.c in;
     @adder io.cb;
     est sum = in+in1+cin;
                                                // Estimate the sum
     est sum1 = est sum[15:0];
                                                //Seperate the sum & carry
    carry = est sum[16];
    end
    end
endtask
```

```
ptask selftest();
                                                 // Self Check the Correctness of the design
                                                 // Compare the estimated sum with the Acquired Sum
     begin
     if (adder io.sum==est sum1 && adder io.c out==carry)
         $display("design correct");
     else $display("design incorrect");
     end
endtask
 good sum ua = new();
                                                 // new instance of class
 funct functa = new();
                                                 // new instance of functional coverage for a
 funct2 functb = new();
                                                 // new instance of functional coverage for b
initial begin
ua.run();
                                                 // Generate the random values
repeat (50)
                                                 // repeat the below operation 50 times to get 100% functional Coverage
begin
 driveinput();
                                                 // Drive the inputs with the constrained random stimulus & estimate the sum
 selftest();
 overflow();
                                                 // Check for overflow condition
j = j+1;
                                                 // increment the counter for repeating 50 times
end
 end
endprogram
```

#### **WAVEFORM**



#### SELF CHECK

```
Running simv -V
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version G-2012.09-SP1; Runtime version G-2012.09-SP1; Dec 13 10:08 2015
VCS Build Date = Feb 25 2013 20:36:30
Start run at Dec 13 10:08 2015
design correct
desian correct
design correct
design correct
desian correct
design correct
design correct
desian correct
design correct
```

# Functionality Coverage

dashboard | hierarchy | modlist | groups | tests | asserts

#### Total Groups Coverage Summary


100.00 WEIGHT

#### Total groups in report: 2

SCORE	WEIGHT	GOAL	NAME
100.00	1	100	adder_test_top.t::funct
100.00	1	100	adder_test_top.t::funct

dashboard | hierarchy | modlist | groups | tests | asserts





### **DESIGN FLOW AND SPECIFICATIONS**

- In our Design, Carry Signal becomes high (1) if the addition of integers a and b exceeds 16'hFFFF or 65535.
- No carry is Generated if sum of a and b is less than 65535.
- The Functionality Cover points are the Inputs that is a and b.
- The Constraints are such that we get a fairly large number such that the addition overflows & generates a carry

#### **FUNCTIONALITY COVERAGE**

- A and B are set as Functional Coverage Points
- Auto bins were defined. The entire range(0:65535) is divided into 4 bins
   & ensured complete coverage of the driving inputs.
- 100% Functional Coverage achieved.

# **Project Timeline and Completion**

- Verification Planning
- Interface Module
- Systemverilog Testbench
- Task for Randomization
- Constraint Random Stimulus Generation
- Building Top Module
- Task for Driving Inputs to DUT
- Task for Self Checking
- Functional Coverage