

ELL-201 Project Report

Traffic light controller with delay control

Prateek Mourya - 2022MT11937

April 27, 2024

1 Introduction


Traffic lights play the most important role in our lives while dealing with huge traffic and an increasing population. This controller system is used to design the Traffic lights with the concept of 4-way roads system.

Traffic lights at different locations have different delay times between when a plane gets a green light. In fact some intersections have different amounts of time set for different lanes (such as an intersection between a highway and a street)


2 Implementation

The implementation is on a CPLD board using Verilog. There are 6 inputs mapped to six switches on the CPLD board. There are also 8 outputs mapped to the 8 LEDs on the board.

4 internal registers $d[3:0]$ of bit-length 8 stores an integer that denotes the amount of time each lane is green. Another register c of length 8 serves as a counter. Every clock cycle the counter c is incremented by 1. Another variable grn stores the current state of the traffic lights with $grn = 0, 1, 2$ and 3 denotes the states where lane 1, 2, 3 and 4 are green respectively. As long as the counter c is less than $d[grn]$ the state does not change. When the counter reaches the max count $d[grn]$ the state is changed by incrementing the variable grn modulo 4 (to keep the value between 0 and 3). The counter c is also reset to 0. Finally the outputs $r[3:0]$ show which lanes have a red light and $g[3:0]$ show which lanes have a green light.




A simplified state diagram for the red lights is shown below.





A simplified state diagram for the green lights is shown below.


3 Finite state machine Diagram



4. Circuit diagram - generated by Quartus







5 Verilog Code

```
1 module tlc_proj(  
2     output[3:0] rs,  
3     output[3:0] gs,  
4     input reset,  
5     input set,  
6     input[3:0] s,  
7     input clk  
8 );  
9     reg[7:0] d[3:0];  
10    reg[7:0] c = 0;  
11    reg[1:0] grn = 0;  
12    reg[2:0] setting = 0;  
13    integer i;  
14    reg[3:0] r;  
15    reg[3:0] g;  
16    assign rs = r;  
17    assign gs = g;  
18    initial  
19    begin  
20        d[0]=0;  
21        d[1]=0;  
22        d[2]=0;  
23        d[3]=0;  
24    end  
25    always @(posedge clk or posedge reset or posedge set or posedge s[0] or  
26    posedge s[1] or posedge s[2] or posedge s[3])  
27    begin  
28        if(set)  
29            begin  
30                setting=4;  
31                for(i=0;i<4;i=i+1)  
32                begin  
33                    if(s[i])  
34                    begin  
35                        if(setting==i)  
36                        begin  
37                            d[i] = d[i]+1;  
38                        end  
39                        else  
40                        begin  
41                            setting = i;  
42                            d[i] = 1;  
43                        end  
44                    end  
45                end  
46                c = 0;  
47                grn=0;  
48            end  
49            else if(reset)  
50            begin  
51                c = 0;  
52                grn = 0;  
53            end  
54            else  
55            begin  
56                if(c<d[grn])  
57                begin  
58                    c=c+1;  
59                end  
60                else  
61                begin  
62                    c=0;  
63                    grn = (grn+1)%4;  
64                end  
65            end
```

```

66         r[0]=1;
67         r[1]=1;
68         r[2]=1;
69         r[3]=1;
70         g[0]=0;
71         g[1]=0;
72         g[2]=0;
73         g[3]=0;
74         r[grn]=0;
75         g[grn]=1;
76     end
77 endmodule

```

5.1 Testbench:

```

1  `timescale 1ms / 1us
2
3  module testbench_ryan();
4
5      // Inputs
6      reg clk;
7      reg reset;
8      reg set;
9      reg [3:0] timer;
10
11     // Outputs
12     wire [3:0] red;
13     wire [3:0] green;
14
15     // Instantiate the module to be tested
16     tlc_proj UUT(
17         .clk(clk),
18         .reset(reset),
19         .set(set),
20         .rs(red),
21         .gs(green),
22         .s(timer)
23     );
24
25     // Clock generation
26     always #1 clk = ~clk; // Toggle clock every 1 time unit
27
28     // Initial reset assertion
29     initial begin
30         clk = 0;
31         #1 reset = 1; // Set reset to active (low) state
32         set = 0;
33         timer = 4'b0000;
34         #4 reset = 0; // De-assert reset after 5 time units
35     set = 1;
36     timer[0]=1;
37     # 15 timer[0]=0;
38     timer[1]=1;
39     # 1 timer[1]=0;
40     timer[2]=1;
41     # 5 timer[2]=0;
42     timer[3]=1;
43     # 4 timer[3]=0;
44     set = 0;
45     end
46
47     integer f;
48     // Monitor and write to file
49     initial begin
50         // Open file for writing

```




```

51     f = $fopen("output_ryan.txt", "w");
52
53     // Monitor changes in number_o and write to file
54     repeat (100) begin
55         @(posedge clk or posedge reset); // Wait for the next positive clock edge
56         case(green)
57             4'b0001: $fwrite(f,"Lane 1 Go\n");
58             4'b0010: $fwrite(f,"Lane 2 Go\n");
59             4'b0100: $fwrite(f,"Lane 3 Go\n");
60             4'b1000: $fwrite(f,"Lane 4 Go\n");
61         endcase
62         //$fwrite(f, "%d %d\n", red,green);
63     end
64
65     // Close the file
66     $fclose(f);
67
68     // Finish simulation after writing to file
69     $finish;
70 end
71
72 endmodule

```

6 Test Bench Waveforms



The waveform above shows the clock `clk`. The numbers below show the value of `r` and `g`, respectively. So 1101 and 0010 denote red light in lane 1,3, and 4 and green light in lane 2. (lane 1 is denoted by the right most bit). Note the varied time which the 4 lanes stay green. This is due to values set for `d` using the inputs `s[3:0]` in the testbench.

7 Applications

The Automatic Traffic Light Controller in the Railway System is positioned at a Four-Line Central-Based Server. It efficiently manages railway traffic using an automatic design system. This controller also oversees road services by regulating traffic flow through the application of digital electronics. Additionally, it allows for the incorporation of delays for the four lanes based on the traffic density.