ELL-201 Project Report Traffic light controller with delay control

Prateek Mourya - 2022MT11937

April 27, 2024

1 Introduction


Traffic lights play the most important role in our lives while dealing with huge traffic and an increasing population. This controller system is used to design the Traffic lights with the concept of 4-way roads system.

Traffic lights at different locations have different delay times between when a plane gets a green light. In fact some intersections have different amounts of time set for different lanes (such as an intersection between a highway and a street)


2 Implementation

The implementation is on a CPLD board using Verilog. There are 6 inputs mapped to six switched on the CPLD board. There are also 8 outputs mapped to the 8 leds on the board.

4 internal registers d[3:0] of biy-length 8 stores an integer that denotes the amount of time each lane is green. Another register c of length 8 serves as a counter. Every clock cycle the counter c is incremented by 1. Another variable grn stores the current state of the traffic lights with grn = 0,1,2 and 3 denotes the states where lane 1,2,3 and 4 are green respectively. As long as the counter c is less max count d[grn] the state does not change. When the counter reaches the max count d[grn] the state is change by incrementing the variable grn modulo 4 (to keep the value between 0 and 3). The counter c is also reset to 0. Finally the outputs r[3:0] show which lanes have a green light.




A simplified state diagram for the red lights is shown below.





A simplified state diagram for the green lights is shown below.


3 Finite state machine Diagram



4. Circuit diagram - generated by Quartus







5 Verilog Code

```
module tlc_proj(
    output[3:0] rs,
 2
            output[3:0] gs,
 3
            input reset,
input set,
input[3:0] s,
 5
            input clk
            );
                  reg[7:0] d[3:0];
reg[7:0] c = 0;
reg[1:0] grn = 0;
reg[2:0] setting = 0;
10
11
12
                  integer i;
reg[3:0] r;
13
14
                  reg[3:0] f;
reg[3:0] g;
assign rs = r;
assign gs = g;
initial
15
16
17
18
                  begin
d[0]=0;
19
20
                  d[1]=0;
d[2]=0;
21
22
                  d[3]=0;
23
24
                  end
            always @(posedge\ clk\ or\ posedge\ reset\ or\ posedge\ set\ or\ posedge\ s[0]\ or\ posedge\ s[1]\ or\ posedge\ s[2]\ or\ posedge\ s[3])
25
26
27
            begin
            if(set)
28
29
                  begin
                  setting=4;
for(i=0;i<4;i=i+1)
30
31
                  begin
if(s[i])
32
33
34
                  begin
                  if(setting==i)
35
                  begin
d[i] = d[i]+1;
36
37
38
                  end
39
                  else
40
                  begin
41
                  setting = i;
42
                  d[i] = 1;
43
                  end
44
                  end
45
                  \verb"end"
46
                  c = 0;
47
                  grn=0;
48
                  end
49
                  else if(reset)
50
                  begin
52
                  grn = 0;
                  end
54
                  else
55
                  begin
                  if(c<d[grn])</pre>
57
                  begin
58
                  c=c+1;
59
                  end
60
                  else
61
                  begin
62
                  c=0;
                  grn = (grn+1) \% 4;
63
64
                  end
65
                  end
```

```
r[0]=1;
66
              r[1]=1;
r[2]=1;
67
68
              r[3]=1;
69
              g[0]=0;
70
              g[1]=0;
71
              g[2]=0;
g[3]=0;
72
73
              r[grn]=0;
74
75
              g[grn]=1;
76
               end
77
         endmodule
```

5.1 Testbench:

```
`timescale 1ms / 1us
 1
 2
    module testbench_ryan();
 3
 4
       // Inputs
 5
 6
      reg clk;
 7
      reg reset;
    reg set;
reg [3:0] timer;
 8
 9
10
11
       // Outputs
12
      wire [3:0] red;
13
      wire [3:0] green;
14
15
       // Instantiate the module to be tested
      tlc_proj UUT(
.clk(clk),
16
17
           .reset(reset),
19
           .set(set),
20
           .rs(red),
^{21}
           .gs(green),
    .s(timer)
23
      );
^{24}
      // Clock generation
25
26
      always #1 clk = ~clk; // Toggle clock every 1 time unit
27
28
      // Initial reset assertion
      initial begin
29
30
       clk = 0;
         #1 reset = 1; // Set reset to active (low) state
31
        set = 0;
timer = 4'b0000;
#4 reset = 0; // De-assert reset after 5 time units
32
33
34
    set = 1;
35
    timer[0]=1;
36
    # 15 timer[0]=0;
timer[1]=1;
37
38
39
    # 1 timer[1]=0;
40
    timer[2]=1;
41
    # 5 timer[2]=0;
42
    timer[3]=1;
    # 4 timer[3]=0;
set = 0;
43
44
45
       end
46
      integer f;
47
       // Monitor and write to file
48
      initial begin
49
        // Open file for writing
50
```

```
51
          f = $fopen("output_ryan.txt", "w");
52
53
          // Monitor changes in number_o and write to file
          repeat (100) begin
54
             @(posedge clk or posedge reset); // Wait for the next positive clock edge
55
56
          case(green)
          4'b0001: $fwrite(f,"Lane 1 Go\n");
4'b0010: $fwrite(f,"Lane 2 Go\n");
4'b0100: $fwrite(f,"Lane 3 Go\n");
4'b1000: $fwrite(f,"Lane 4 Go\n");
57
58
59
60
61
          endcase
             //$fwrite(f, "%d %d\n", red,green);
62
63
          end
64
          // Close the file
65
66
          $fclose(f);
67
68
           // Finish simulation after writing to file
69
          $finish;
70
        end
71
72
     endmodule
```

6 Test Bench Waveforms



The waveform above shows the clock clk. The numbers below show the value of r and g, respectively. So 1101 and 0010 denote red light in lane 1,3, and 4 and green light in lane 2. (lane 1 is denoted by the right most bit). Note the varied time which the 4 lanes stay green. This is due to values set for d using the inputs s[3:0] in the testbench.

7 Applications

The Automatic Traffic Light Controller in the Railway System is positioned at a Four-Line Central-Based Server. It efficiently manages railway traffic using an automatic design system. This controller also oversees road services by regulating traffic flow through the application of digital electronics. Additionally, it allows for the incorporation of delays for the four lanes based on the traffic density.