# String Recognizer Experiment

Lab handout: Wednesday Batch

6th October, 2021

#### 1 Problem statement.

In this experiment, you will design a string detector using a Mealy type FSM which will detect the occurrence of *krypton* word in a string of letters. The design accepts a sequence of letters coded in binary and outputs a '1' if the required word is detected. The letters of **krypton** can be present anywhere in the string but in sequence.

e.g. letters a = "00001", b = "00010" and so on.




Figure 1: State diagram for detecting word "krypton" in the given string of alphabets.

The state diagram 7 states with one of its state being RST state. You have to fill the state table from the above state diagram.

Reset	Input	Present state	Next state	Output
1	X	XXX	RST	0
0	'k'	RST	1	
0	'r'			
0	'y'			
0	'p'			
0	't'			
0	o'			
0	'n'			

Table 1: State transition table.

Each state remembers the letters encountered so far of the word to be detected. If some other letter appears, it remains in the same state and waits for the correct input to arrive. For example, as shown in figure.1 state 2 remembers "kr" letters from the word "krypton". If any input other than y, the next state is chosen as 2. The design should be non-overlapping as shown in the above example.

## 2 Design Specification.

- Input: 5-bit input signal encodes blank-space and 26 lower-case characters (from a to z and where a=1 to z=26), reset, clock
- $\bullet$  TRACEFILE input format 5bitinput < nospace > reset < nospace > clock < space > output < space > Maskbit
- Output: 1-bit output

#### 3 Lab Task

- Describe behavioral model of the string detector Mealy type FSM in VHDL.
- Perform RTL and Gate-level simulation using the provided testbench and tracefile.
- Demonstrate the simulations to your TA.
- Perform scan-chain and demonstrate to your TA.

## 4 Code Snippet

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity krypton is
       inp:in std_logic_vector(4 downto 0);
       reset,clock:in std_logic;
       outp: out std_logic);
end krypton;
architecture bhv of krypton is
-----Define state type here-----
type state is (rst,s1,s2.....); -- Fill other states here
 -----Define signals of state type-----Define signals
signal y_present,y_next: state:=rst;
begin
clock_proc:process(clock,reset)
begin
       if(clock='1' and clock' event) then
              if(reset='1') then
                      y_present<= -- Fill the code here
              else
                      -- Fill the code here
              end if;
       end if:
end process;
state_transition_proc:process(inp,y_present)
begin
       case y_present is
              when rst=>
                      if(unsigned(inp)=11) then
                                                   --k has been detected
                            y_next<= -- Fill the code here
                      else
                          _____
       -----Fill rest of the code here-----
       -----Similarly define output process after this which will give
       -----the output based on the present state and input(Mealy machine)
       -----I have you have watched the video of Mealy machine.
```