Experiment 4: Combinational Circuit 4

Prateek Garg 20D070060 EE-214, WEL, IIT Bombay September 22nd, 2021


Overview of the experiment:

Main Objectives:

- Describe a given ALU circuit using VHDL which perform the following functions based on select lines:
 - A. Rotate left A by B[2:0] number of bits
 - B. Performs A-B Operation
 - C. Performs A nor B Operation
 - D. Produces output as 4*A
- Simulate the design using the generic testbench in ModelSim.
- Test the correctness of description using Scanchain.

The design was described in VHDL using the software Quartus Prime. Behavioral and Dataflow modelling for this experiment. The design was then simulated using ModelSim checked against every possible testcase. Then the design was simulated on Krypton board and checked against every possible test case using Scanchain.

Approach to the experiment:



We implement each of the function blocks separately and pass A and B to each block. We then select the output of a particular block to be passed to final output by using a 4x1 Multiplexer where select lines are mapped to the function as:

S1 S0	ALU Output
0 0	Rotate left A by B[2:0] number of bits
0 1	Performs A-B Operation
1 0	Performs A nor B Operation
1 1	Produces output as 4*A

We then implement the functions.

Rotate left A by B[2:0] number of bits:

We first extend 4 bit A to 8 bit value by adding zeroes and map ith bit of B to 2ⁱ left shift in A. If a given bit of the three is 1 then we shift A by 2ⁱ else we don't. Thus doing this in successive stages we achieve a shift value of B in decimal.

Performs A-B Operation:

We first extend 4 bit A and B to 8 bit values by adding zeroes. Then, we essentially invert the bits of B and calculate A+B' over 8 bit inputs keeping the track of carry in each successive iteration of loop.

Performs A nor B Operation:

To get a bitwise NOR we perform NOR operation over bits of A and B over a loop.

Produces output as 4*A:

We use the fact that multiplying by 4 in the binary the number would shift by 2 places to the left. So we use the already constructed function to rotate left by passing an Argument B as "0100"


Design document and VHDL code:

```
Architecture:
entity alu beh is
   generic(
       operand width : integer:=4;
       sel line : integer:=2
   port (
       A: in std logic vector(operand width-1 downto 0);
            in std logic vector(operand width-1 downto 0);
        sel: in std logic vector(sel line-1 downto 0);
       op: out std logic vector((operand width*2)-1 downto 0)
   ) ;
end alu beh;
architecture al of alu beh is
   function sub(
       A: in std logic vector(operand width-1 downto 0);
       B: in std logic vector(operand width-1 downto 0)
```

```
) return std logic vector is
            -- declaring and initializing variables using aggregates
       variable diff : std logic vector(operand width*2-1 downto 0):=
(others=>'0');
       variable inv B : std logic vector(operand width-1 downto 0):=
(others=>'0');
       variable carry : std logic:= '1';
       variable as : std logic:= '1';
         begin
                invert: for i in 0 to operand width-1 loop
                    inv B(i) := B(i) xor as;
                end loop invert;
                add: for i in 0 to operand_width*2-1 loop
                    if i < operand width then</pre>
                        diff(i) := carry xor (A(i) xor inv B(i));
                        carry := (A(i) and inv B(i)) or (carry and
inv B(i)) or(A(i) and carry);
                    else
                        diff(i) := carry xor as;
                    end if:
                end loop add;
        return diff;
   end sub; --Performs A-B Operation:
   function rolf(
       A: in std logic vector(operand width-1 downto 0);
       B: in std logic vector(operand width-1 downto 0)
       ) return std logic vector is
       variable shift : std logic vector((operand width*2)-1 downto
0):= (others=>'0');
       variable tmp : std logic := '0';
         begin
            shift(operand width-1 downto 0):= A;
            shift op : for i in 0 to operand width-2 loop
                if B(i) = '1' then
                    shift i: for j in 0 to 2**i-1 loop
                        tmp :=shift(operand width*2-1);
```

```
single shift: for k in 0 to operand width*2-2
loop
                                shift (operand width*2-1-k) :=
shift(operand width*2-2-k);
                        end loop single_shift;
                        shift(0) := tmp;
                    end loop shift i;
                end if;
            end loop shift op;
        return shift;
    end rolf; --Rotate left A by B[2:0] number of bits:
    function my nor(
        A: in std logic vector(operand width-1 downto 0);
        B: in std logic vector(operand width-1 downto 0)
        ) return std logic vector is
        variable outp: std logic vector(operand width-1 downto 0):=
(others=>'0');
        begin
            oper: for i in 0 to operand_width-1 loop
                outp(i):= A(i) nor B(i);
            end loop oper;
        return outp;
    end my nor; --Performs A nor B Operation:
begin
alu : process( A, B, sel )
begin
   if sel = "00" then
    op \leq rolf(A,B);
    elsif sel = "01" then
    op <= sub(A,B);
    elsif sel = "10" then
    op <= "0000"&my nor(A,B);
    else
    op <= rolf(A,"0010");
    end if;
end process ; --alu
end a1 ; -- a1
```


RTL View:




DUT Input/Output Format:

```
Port map:
                         --input map
                    sel => input vector( 9 downto 8),
                      => input vector( 7 downto 4),
                       => input vector(3 downto 0),
                         --output map
                    op => output vector
Some test cases from TRACEFILE:
TRACEFILE format:
<S1 S0 A3 A2 A1 A0 B3 B2 B1 B0> <Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0> 11111111
                    1011111101 00000000 111111111
                    1011111110 00000000 11111111
                    1011111111 00000000 11111111
                    1100000000 00000000 11111111
                    1100000001 00000000 11111111
                    1100000010 00000000 11111111
                    1100000011 00000000 11111111
                    1100000100 00000000 11111111
                    1100000101 00000000 11111111
                    1100000110 00000000 11111111
                    1100000111 00000000 11111111
```

RTL Simulation:



Gate-level Simulation:



Observation:

Parts of the file out.txt generated by scanchain:

000000000000000000000000000000000000000	Success	0000011111 10000000 Succes	S
0000000001 000000000	Success	0000100000 00000010 Succes	5
0000000010 000000000	Success	0000100001 00000100 Succes	5
0000000011 000000000	Success	0000100010 00001000 Succes	S
0000000100 000000000	Success	0000100011 00010000 Succes	5
0000000101 00000000 9	Success	0000100100 00100000 Succes	5
0000000110 00000000 9	Success	0000100101 01000000 Succes	5
0000000111 00000000	Success	0000100110 10000000 Succes	5
0000001000 00000000 9	Success	0000100111 00000001 Succes	5
0000001001 00000000 9	Success	0000101000 00000010 Succes	5
0000001010 00000000 9	Success	0000101001 00000100 Succes	5
0000001011 00000000 9	Success	0000101010 00001000 Succes	S
0000001100 00000000 9	Success	0000101011 00010000 Succes	5
0000001101 00000000 9	Success	0000101100 00100000 Succes	5
0000001110 00000000 9	Success	0000101101 01000000 Succes	5
0000001111 00000000 9	Success	0000101110 10000000 Succes	5
0000010000 00000001	Success	0000101111 00000001 Succes	5

References:

1. J.F.Wakerly: Digital Design, Principles and Practices,4th Edition,Pearson Education, 2005