

## Lab 2 (EE533)

Prathamesh Giriraj Hirekodi

USC ID : 5404695932


Mail : [hirekodi@usc.edu](mailto:hirekodi@usc.edu)


Github link : <https://github.com/prathamesh-hirekodi/EE533>

### Designing and Simulating a Synchronous 8-bit Adder



For this part, you must go through the same steps taken in the in-depth tutorial (Part 1) to build and simulate an 8-bit adder using eight 1-bit full adders and D-flip flops available (DO NOT USE THE IP CORE TO GENERATE ANY OF THE COMPONENTS) A synchronous adder has a D-flip flop before the input pins and a D-flip flop after the output pins of the adder circuit. The following must be turned in:


Figure 1:  
1-bit Full Adder Figure






## 2: 8-bit Adder







**8 bit synchronous adder Schematic and behavioral simulation**




3. Extending Adder into 32-bit ALU DO NOT USE THE IP CORE A Extend the 8-bit Adder into a 32-bit Adder by instantiating and connecting 4 adders Turn in the following:

## 1. Screen capture of your schematics




## 2. 32 bit adder\_subtractor

For this first I have created a 8 bit XOR





And then a 32 bit XOR




2. Screen capture of the waveforms generated by the behavioral simulation tools B Extend the 32-bit Adder to have other functions, including a subtractor, a shifter, and two other functions of your choice. Go through the mapping process of the tools to get the gate counts, such as the number of D-FF and LUTs.


### 32 bit adder\_subtractor




## Functions : Counter




## Function : 32Bitwise OR Schematic




## 32BitWiseOR Simulation




## Function: 32BitwiseAND Schematic




## 32BitwiseAND Simulation



## Function : Shifter



## Schematic



4. Log file of the mapper C Write a Verilog equivalent of a 32-bit ALU Turn in the following:

1. Screen capture of the waveforms generated by the behavioral simulation tools

The screenshot shows the Xilinx ISE Design Suite interface. The main window displays a Verilog source code for an ALU module. The code defines a module ALU\_32bit with four inputs (A, B, alu\_sel) and one output (result). It uses a case statement to implement the following functions based on the selection bit:


- 2'b00 : result = A + B;
- 2'b01 : result = A - B;
- 2'b10 : result = A | B;
- 2'b11 : result = A & B;
- default: result = 32'b0;

The code is annotated with comments and revision history. Below the code editor is a Processes panel showing options for the ALU\_32bit design. At the bottom is a Transcript window showing a command-line session where the user attempts to run the simulation but receives an error message about array lengths.


```
13 // Dependencies:
14 // Revision:
15 // Revision 0.01 - File Created
16 // Additional Comments:
17 //
18 ///////////////////////////////////////////////////////////////////
19 //
20 module ALU_32bit(
21     input wire [31:0] A,
22     input wire [31:0] B,
23     input wire [1:0] alu_sel,
24     output reg [31:0] result
25 );
26
27
28 always @(*) begin
29     case(alu_sel)
30         2'b00 : result = A + B;
31         2'b01 : result = A - B;
32         2'b10 : result = A | B;
33         2'b11 : result = A & B;
34         default: result = 32'b0;
35     endcase
36 end
37
38 endmodule
39
40
41
```

Array length and the input lengths are different  
Command failed: put alu\_sel 0  
▶% put alu\_sel 00  
▶% run  
▶% put alu\_sel 01  
▶% run  
▶% put alu\_sel 10  
▶% run  
▶% put alu\_sel 11  
▶% run  
%


## Verilog behavioral Simulation




## 32 Bit Verilog Code - Map Report



## 32 Bit ALU - Schematic



## 32 Bit ALU schematic- behavioral Simulation



## 32 Bit ALU schematic - Map Report

