


EEDG/CE 6370 Design and Analysis or Reconfigurable Systems Homework 7 VGA-FPGA Interface



Name: Prathamesh Sanjay Gadad Email: psg220003@utdallas.edu

Part I – VGA implementation with DCM IP to set clock

a.) Follow the instructions in the lab sheet and implement the design which draws two squares of different color to the screen using Altera's IP catalogue to create a clock of different frequency (based on screen size and resolution). **Create a short video demonstrating the working design**.

Marks				
4				

Part I: https://youtu.be/YXev3qN tr4

b.) Report the number of ALMs, ALUTs and critical path of the design from the synthesis report. Compute the maximum frequency. Include the screenshots generated by Quartus.

Marks	
2	

ALMs	ALUTs	Critical Path
43	14	Vga_controller:uut2 row[3]
		to blue[1]

Maximum Frequency: 120MF	\mathbf{z}
--------------------------	--------------

Reference:


FMax

Slow 1100mV 85C Model					
	Fmax	Restricted Fmax	Clock Name		
1	217.25 MHz	217.25 MHz	uut1 dcm_altera_inst altera_pll_i general[0].gpll~PLL_OUTPUT_COUNTER divclk		


ALUTs

	Resource	Usage	%
4	4 input functions	6	
5	<=3 input functions	27	
9	Combinational ALUT usage for route-throughs	14	
10			
11	▼ Dedicated logic registers	49	
1	▼ By type:		
1	Primary logic registers	47 / 64,140	< 1 %
2	Secondary logic registers	2 / 64,140	< 1 %
2	▼ By function:		
1	Design implementation registers	47	
2	Routing optimization registers	2	
12			
13	Virtual pins	0	
14	▼ I/O pins	31 / 457	7 %
1	Clock pins	3/8	38 %
2	Dedicated input pins	0/21	0 %
15			
16	 Hard processor system peripheral utilization 		
1	Boot from FPGA	0/1(0%)	
2	Clock resets	0/1(0%)	

ALMs



Critical Path & Delay



Part II - Timing analysis

c.) Open TimeQuest. 1) Netlist → Create Timing netlist. 2.) Read .sdc file from VGA project (Constraints → read sdc file). 3.) Update timing netlist (Netlist → Update Timing netlist)
 Report the slack of the circuit. Is it positive or negative? Explain what that means (Reports → slack → Report setup summary and Report hold summary.

Marks	
2	


In the setup and hold summary the slack is positive, which suggests that the circuit meets the timing requirements, which is a good outcome.


		9	Summary (Hold)
	Clock	Slack	End Point TNS
1	uut1 dcm_altera_inst alter~PLL_OUTPUT_COUNTER divclk	0.376	0.000

		Sum	mary (Setup)
	Clock	Slack	End Point TNS
1	uut1 dcm_altera_inst alterall~PLL_OUTPUT_COUNTER divclk	2.133	0.000


e.) Reporting the skew. Task pane → Custom reports → report skew. Edit "From clock" and "To clock" combo boxes. Which clock should you choose? Explain why.

Marks	
2	





Clocks Selected



We selected the above clock because the output signals are driven by the PLL-generated clocks. This can be verified by running a Timing Report, which shows that the paths are derived from the PLL clock. The PLL, in this case, is a clock generated using the IP.

f.) Is the slack positive or negative? What does the slack result obtained suggests?

Marks
2

	Slack	From Node	To Node			La	aunch Clock
1	5.281	vga_controller:uut2 h_count[10]	vga_controller:uut2 v_count[10]	uut1 dcm_al	tera_inst alt	era_pll_i ge	neral[0].gpll~PLL_OUTPUT_COUNTER divclk
2	5.281	vga_controller:uut2 h_count[10]	vga_controller:uut2 v_count[2]	uut1 dcm_al	tera_inst alt	era_pll_i ge	neral[0].gpll~PLL_OUTPUT_COUNTER divclk
3	5.281	vga_controller:uut2 h_count[10]	vga_controller:uut2 v_count[0]	uut1 dcm_al	tera_inst alt	era_pll_i ge	neral[0].gpll~PLL_OUTPUT_COUNTER divclk
4	5.281	vga_controller:uut2 h_count[10]	vga_controller:uut2 v_count[4]	uut1 dcm_al	tera_inst alt	era_pll_i ge	neral[0].gpll~PLL_OUTPUT_COUNTER divclk
5	5.281	vga_controller:uut2 h_count[10]	vga_controller:uut2 v_count[6]	uut1 dcm_al	tera_inst alt	era_pll_i ge	neral[0].gpll~PLL_OUTPUT_COUNTER divclk
		Latch Clock		Relationship	Clock Skew	Data Delay	
uut	1 dcm_a	altera_inst altera_pll_i general[0].gp	ll~PLL_OUTPUT_COUNTER divclk	9.259	-0.080	3.778	
uut1 dcm_altera_inst altera_pll_i general[0].gpll~PLL_OUTPUT_COUNTER divclk 9.259 -0.080 3.778							
uut	uut1 dcm_altera_inst altera_pll_i general[0].gpll~PLL_OUTPUT_COUNTER divclk 9.259 -0.080 3.778						
uut1 dcm_altera_inst altera_pll_i general[0].gpll~PLL_OUTPUT_COUNTER divclk 9.259 -0.080 3.778							
uut	1 dcm_a	altera_inst altera_pll_i general[0].gp	ll~PLL_OUTPUT_COUNTER divclk	9.259	-0.080	3.778	

The Slack is 'Positive,' indicating that the design meets the timing requirements.

Part III - Power Estimation

a.) Use the PowerPlay Excel sheet to estimate the total power of the design. Enter manually the resources used. Let the toggle rate at its default value. Annotate the estimated dynamic and static power, with the following values. Discuss the results.

Marks	
6	

Configs	Frequency	Temperature	Toggle rate	Static power	Dynamic	Total Power
	[MHz]	[°C]	[%]	(Quiescent) [W]	Power [W]	[W]
Config 1	50	50	12.5			
Config 2	60	50	12.5			
Config 3	70	50	12.5			
Config 4	50	55	12.5			
Config 5	50	60	12.5			

Config 6	50	65	12.5		
Config 7	50	50	15		
Config 8	50	50	20		
Config 9	50	50	25		

Compare the results obtained from Power Play Early Power Estimator (Excel spreadsheet) with the results obtained from Power Play Power Analyzer (Quartus II power estimation tool). Do the results match? Explain why yes/no.

Marks	
4	

Power Play Early Power Estimator,

Configs	Frequency	Temperature	Toggle rate	Static power	Dynamic	Total Power
	[MHz]	[°C]	[%]	(Quiescent) [W]	Power [W]	[W]
Config 1	50	50	12.5	0.319	0.017	0.336
Config 2	60	50	12.5	0.319	0.017	0.336
Config 3	70	50	12.5	0.319	0.017	0.336
Config 4	50	55	12.5	0.328	0.016	0.344
Config 5	50	60	12.5	0.337	0.016	0.353
Config 6	50	65	12.5	0.347	0.016	0.363
Config 7	50	50	13.75	0.319	0.019	0.338
Config 8	50	50	15	0.319	0.021	0.340
Config 9	50	50	16.25	0.319	0.023	0.342

Power Play Analyzer,

Configs	Frequency	Temperature	Toggle rate	Static power	Dynamic	Total Power
	[MHz]	[°C]	[%]	(Quiescent) [W]	Power [W]	[W]
Config 1	50	50	12.5	0.456	0.011	0.480
Config 2	60	50	12.5	0.457	0.011	0.481
Config 3	70	50	12.5	0.457	0.013	0.484
Config 4	50	55	12.5	0.468	0.011	0.491
Config 5	50	60	12.5	0.479	0.011	0.503

Config 6	50	65	12.5	0.492	0.011	0.516
Config 7	50	50	13.75	0.457	0.011	0.483
Config 8	50	50	15	0.457	0.011	0.485
Config 9	50	50	16.25	0.457	0.011	0.487

The outcomes vary because the Early Power Estimator relies only on the provided inputs and lacks detailed design aspects like configuration, routing, and other factors. On the other hand, the Power Analyzer delivers more precise results as it considers a full range of details, including design configurations, routing, and resource usage.

Part IV - Re-doing VGA Output

Re-do the design and display one of the following messages (choose one) on the center of the screen in UTD green or orange:

- I love FPGAs
- UT Dallas
- HW > SW

The screen background should be white background (full display). Write down the RTL code that generates this image from the 'hw_image_generator' module. Only the code snippet. Adjust the monitor size parameters (porch values and horizontal and vertical pixels, etc..). Include the parameters settings here. Finally create a YouTube video showing that this works

Marks
10

Part II: https://youtu.be/45BhbDg42f4

Code Snippet:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY hw_image_generator IS
   GENERIC(
     pixels y : INTEGER := 478; -- row that first color will persist until
```

```
pixels x: INTEGER := 600 -- column that first color will persist
until
);
 PORT (
  disp ena : IN STD LOGIC; -- display enable ('1' = display time, '0' =
blanking time)
     : IN INTEGER; -- row pixel coordinate
  column : IN INTEGER; -- column pixel coordinate
  red : OUT STD LOGIC VECTOR(7 DOWNTO 0) := (OTHERS => '0'); -- red
magnitude output to DAC
  green : OUT STD LOGIC VECTOR(7 DOWNTO 0) := (OTHERS => '0'); --
green magnitude output to DAC
  blue : OUT STD LOGIC VECTOR(7 DOWNTO 0) := (OTHERS => '0') -- blue
magnitude output to DAC
 );
END hw image generator;
ARCHITECTURE behavior OF hw image generator IS
 -- Character 'S' bitmap in 20x100 format, each bit represents a 20x20 block
 TYPE bitmap array IS ARRAY (0 TO 19) OF STD LOGIC VECTOR (99 DOWNTO 0);
 CONSTANT char S : bitmap array := (
11111100111111111000000",
000001001000000000000000",
000001001000000000000000",
000001001000000000000000",
1111110010000000000000000",
000001001111111110000000",
00000100000000010000000",
00000100000000010000000",
```

```
BEGIN
   PROCESS(disp_ena, row, column)
   BEGIN

IF (disp_ena = '1') THEN -- display time
   -- Set the background to white
   red <= (OTHERS => '1');
   green <= (OTHERS => '1');
   blue <= (OTHERS => '1');
```

- -- Assuming char_S is a 20×100 array of std_logic representing the character bitmap
- -- This example assumes char S is declared as follows:
- -- type char_array is array (0 to 19) of std_logic_vector(99 downto 0);
- -- signal char_S : char_array;

);

```
-- Loop through the character bitmap for "S"

FOR i IN 0 TO 19 LOOP -- 20 rows (flipped)

IF (row >= (450 + i * 10) AND row < (470 + i * 10)) THEN -- Scale rows by

10

FOR j IN 0 TO 99 LOOP -- 100 columns
```

```
IF (column \geq (550 + j * 10) AND column < (570 + j * 10)) THEN --
Scale columns by 10
                IF (char S(i)(99 - j) = '1') THEN -- Flip the bitmap
horizontally
                    -- Set pixel color to black for "S"
                    red <= X"FF"; -- Assign all bits to '0'</pre>
                    green <= X"A5"; -- Assign all bits to '0'
                    blue <= X"00"; -- Assign all bits to '0'
                END IF;
            END IF;
        END LOOP;
   END IF;
END LOOP;
   ELSE -- blanking time
     red <= (OTHERS => '0');
      green <= (OTHERS => '0');
     blue <= (OTHERS => '0');
    END IF;
  END PROCESS:
END behavior;
```

Parameter Settings for the Monitor:

```
h_pulse : INTEGER := 44; --horiztonal sync pulse width in pixels
h_bp : INTEGER := 148; --horiztonal back porch width in pixels
h_pixels : INTEGER := 1920; --horiztonal display width in pixels
h_fp : INTEGER := 88; --horiztonal front porch width in pixels
h_pol : STD_LOGIC := '0'; --horizontal sync pulse polarity (1 =
positive, 0 = negative)

v_pulse : INTEGER := 5; --vertical sync pulse width in rows
v_bp : INTEGER := 36; --vertical back porch width in rows
v_pixels : INTEGER := 1080; --vertical display width in rows
v_fp : INTEGER := 4; --vertical front porch width in rows
v_pol : STD_LOGIC := '1'); --vertical sync pulse polarity (1 =
positive, 0 = negative)
```