

# CACHE MEMORY

→ CPU fast + fetching instruction & data from memory → CPU slow

└─ + Registers → CPU fast but content of registers is low.

└─ + Cache → CPU fast

    └─ slower than register  
        store more than ~

    └─ faster than main memory  
        have less content.

→ CACHE HIT : Look into cache and perceive that whatever required is present inside it.

Hit latency : Time taken to find whether required element is present in cache.

Cache Miss : If required data / instr<sup>n</sup> is not present in cache.

Miss latency : Due to cache miss, ~~access~~ main memory is used to get the element. Time taken in this is miss latency.

→ Page hit and Page fault refer to whether required data is present in main memory or not. This is done

by Page Tables.


For cache, Tag directory is equivalent to Page Tables.



⊛ What will be stored in cache is decided using  
locality of reference (spatial & temporal)

## DIRECT MAPPING

→ Dividing the main memory into frames is conceptual.



Size of block = size of lines

Block size = 4 words

# block in MM = 16, # lines in cache = 4

MM contain 64 words, so, 6 bits are necessary to denote it.

Example:  $\frac{0010}{\text{H.S.B}} \mid \frac{00}{\text{L.S.B}}$   
 H.S.B denote block number i.e, which block to look at  
 L.S.B denote block offset i.e, inside block, the index.

TAGS LINE #

↑	↑	
00 - 0 -	0 4 8 12	
01 - 1 -	1 5 9 13	
10 - 2 -	2 6 10 14	
11 - 3 -	3 7 11 15	

→ Line number 0 maps to  
 block number 0, 4, 8 & 12

This is because, L.S.B two bits of  
 0, 4, 8, 12 is 00, same as 0.

$\frac{00}{\text{Tag}} \mid \frac{10}{\text{\#Line}} \mid \frac{00}{\text{Block offset}}$



The CPU will first check the line number, then it will match the tag. If tag matches then it will go for cache hit.

### PROBLEMS

①	MM size	cache size	Block size	Tag bits	Tag directory size
	128 KB	16 KB	256 B	<u>3</u>	<u><math>3 \times 2^6</math></u>
	32 GB	32 KB	1 KB	<u>20</u>	<u><math>20 \times 2^5</math></u>
	<u>64 MB</u>	512 KB	1 KB	7	<u><math>7 \times 2^9</math></u>
	16 GB	16 MB	4 KB	10	<u><math>10 \times 2^{12}</math></u>
	64 MB	<u>64 KB</u>	<u>NA</u>	10	<u>NA</u>
	<u>64 MB</u>	<u>512 KB</u>	<u>NA</u>	7	<u>NA</u>

Assuming that memory is byte addressable.

128 KB, byte addressable, physical address contain 17 bits

128 KB, word addressable, physical address contain 15 bits.  
 $\hookrightarrow 32 \text{ KW} \hookrightarrow 4 \text{ byte}$

\* For MM size 128 KB, cache size 16 KB & block size 256 B

$$PA = 17 \text{ bits}$$

$$\begin{matrix} \text{bits in} \\ \# \text{ lines} \end{matrix} = 6 \quad (2^6 = \frac{2^{14}}{2^8} = \frac{16 \text{ KB}}{256 \text{ B}})$$

$$\text{Block offset} = 8 \quad (2^8 = 256)$$

$$\text{Tag bits} = 17 - 8 - 6 = 3$$

$$\text{Tag dir size} = \# \text{ Tag bits} \times \# \text{ lines} = 3 \times 2^6$$