QUESTIONS ON HIT LATENCY & TAG DIRECTORY I. Consider two cache organizations. The first one is 32 kg 2 way est associative with 32 byte block eige. The second one by The same size but direct mapped. The size of an address is settle In both case. A 2x1 MUX has lateracy 0.6 ns while a K-by comparator has a latency of (1/10) ns. The 'wer latency' of ex set association organization is his will that of direct mapped la h2. -> For direct mapping, [17 10] 5].
Togs and word K = 17, So, hir latency h2 = 17 = 1.7 ms. For set associative matheing, [18 9 5]
Tage set word K=18, So, wit latiney = 18 + 0.6 - 2.4 ms. (h,)

8. $CS = 8 \times 8$, $BS_8 = 328$, PA = 32 bits, directs wapping cache controller contain 1 valid bit. 1 modified bit.

What is total size of tag observing?

I there : $\frac{2^{13}}{2^5} = 2^8 = 256$ Fog lines. Bo

19 8 5

Total bit for each line = 19+1+1 = 21

Total big = $2^8 \times 21 = 5376$ bits.

8. CI = 250 KB Away set association, CI = 32 B PA = 32 bitsTogethereday contains 2 valid bits, I modified the analytic of the supplement bits.

1) No. of this in tag field of address 8 is $2 \rightarrow 16$ 1) Lize of eacher directory? $\rightarrow 160 \text{ KB}$ 1 into $= \frac{218}{65} = \frac{218}{15} = 2^{13}$ 1 into $= \frac{213}{4} = 2^{11}$ Cacher Tag directory $= 20 \times 2^{13} = 100 \text{ KB}$

8. K-way set associative cache contains 'v' sets. The main memory block numbered if must be mapped to any of ceche lines from:

Los (j med v) $\times k$ to (j med v) $\times k$ + (k-1)

b) (j % v) to (j % v) + (k-1)

c) (j % v) to (j % v) + (v-1)

d) (j % k) \times v to (j \times % k) \times v + (v-1)

Q. cache Block size de an important parameter & which of following les correct? better spatial tocality (a) A smaller block ûze imples a smaller cache tog I lover each may (b) A SHOW a larger eache tog. (c) A " " " a lower cache miss penalty Met A smaller block eige incurs - A few points: i A larger block eize will provide better sportfal locality i's change in size of cache tog will not affect block size is whenever cache tag size les sucreased, cache hit time de also Increase. a. Il associativity of procusor cache le doubled then which le not affected? a) winden of tag comparator b) widter of set index decoder cos widter of way election multiplemen d) vidte of processor to main memory data bus. -> 10 Ka K-way ausciative, multiplener size would be (K×1) but if her he made 2K-way then will also change. MUX width of