

QUESTIONS ON HIT LATENCY & TAG DIRECTORY

Q. Consider two cache organizations. The first one is 32 KB 2-way set associative with 32 byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits. In both cases. A 2×1 MUX has latency 0.6 ns while a K -bit comparator has a latency of $(K/10)$ ns. The 'hit latency' of set associative organization is h_1 , while that of direct mapped is h_2 .

→ For direct mapping,

17	10	5
Tags	lines	word

$$K = 17, \text{ so, hit latency } h_2 = \frac{17}{10} = 1.7 \text{ ns.}$$

For set associative mapping,

18	9	5
Tags	set	word

$$K = 18, \text{ so, hit latency } = \frac{18}{10} + 0.6 = 2.4 \text{ ns (} h_1 \text{)}$$

Q. $CS = 8 \text{ KB}$, $BS_8 = 32 \text{ B}$, $PA = 32 \text{ bits}$, direct mapping

cache controller contain 1 valid bit, 1 modified bit:

What is total size of tag directory?

$$\rightarrow \# \text{ lines} = \frac{2^{13}}{2^5} = 2^8 = 256$$

Tag	lines	BO
19	8	5

$$\text{Total bit for each line} = 19 + 1 + 1 = 21$$

$$\text{Total size} = 2^8 \times 21 = 5376 \text{ bits}$$

8. $CS = 256 \text{ KB}$, 4 way set associative, $BS = 32 \text{ B}$, $PA = 32 \text{ bits}$

Tag directory contains 2 valid bits, 1 modified bit and 1 replacement bit.

a) No. of bits in tag field of address is 2 $\rightarrow 16$

b) Size of cache directory? $\rightarrow 160 \text{ KB}$

$$\text{lines} = \frac{CS}{BS} = \frac{2^{18}}{2^5} = 2^{13}$$

$$\text{sets} = \frac{2^{13}}{4} = 2^{11}$$

T	S	W
16	11	5

$$\text{Cache Tag directory} = 20 \times 2^{13} = 160 \text{ KB}$$

8. k -way set associative cache contains ' v ' sets. The main memory block numbered ' j ' must be mapped to any of cache lines from :-

a) $(j \bmod v) * k$ to $(j \bmod v) * k + (k - 1)$

b) $(j \% v)$ to $(j \% v) + (k - 1)$

c) $(j \% v)$ to $(j \% v) + (v - 1)$

d) $(j \% k) * v$ to $(j \% k) * v + (v - 1)$

Q. cache block size is an important parameter. which of following is correct?

- (a) A smaller block size implies better spatial locality
- (b) A ~~smaller~~ " " " " a smaller cache tag & lower cache miss
- (c) A " " " " a larger cache tag
- (d) A smaller block size incurs a lower cache miss penalty

→ A few points :-

- i) A larger block size will provide better spatial locality.
- ii) change in size of cache tag will not affect block size.
- iii) whenever cache tag size is increased, cache hit time will also increase.

Q. If associativity of processor cache is doubled then which is not affected?

- a) width of tag comparator
- b) width of set index decoder
- (c) width of way selection multiplexer
- d) width of processor to main memory data bus.

→ For K-way associative, multiplexer size would be $(K \times 1)$ but if it is made 2K-way then width of MUX will also change.