

Memory Controller Verification: A Project-Based Guide Using SystemVerilog, OOP, and UVM Principles

Pratik Uttam Mhasawade
AElectronics and Telecommunication
VPKBIET
Baramati, India
pratik.mhasawade.2023@vpkbiet.org

Aniket Appaso Saste
Electronics and Telecommunication
VPKBIET
Baramati, India
aniket.saste.2023@vpkbiet.org

Gautrav Arun Shinde
Electronics and Telecommunication
VPKBIET
Baramati, India
gaurav.shinde.2023@vpkbiet.org

Abstract—This paper presents a complete, expert-level SystemVerilog project for the functional verification of a single-port Random Access Memory (RAM) module. It details the construction of a layered, class-based testbench founded on Object-Oriented Programming (OOP) principles and employing Constrained Random Verification (CRV) for intelligent stimulus generation. The architecture deliberately mirrors the foundational concepts of the Universal Verification Methodology (UVM), offering a practical, "UVM-Lite" framework. Key components, including a transaction class, generator, driver, monitor, and a self-checking scoreboard, are implemented from first principles. The paper serves as a comprehensive guide for understanding the data flows, component interactions, and advanced verification techniques that are standard practice in modern System-on-Chip (SoC) design verification, providing a stepping stone for engineers transitioning to the full UVM library.

Index Terms—SystemVerilog, UVM, Functional Verification, OOP, Memory Controller, Constrained Random Verification, Testbench Automation

I. Introduction

In modern System-on-Chip (SoC) design, the functional correctness of memory subsystems is paramount to system reliability [1]. As design complexity has grown, traditional directed testing methods have become insufficient for achieving comprehensive verification coverage. This has driven the adoption of advanced, methodology-driven verification techniques that provide greater automation, efficiency, and bug-finding capabilities [2].

This paper details a verification environment for a simple RAM module, built using SystemVerilog. The architecture embodies the principles of the Universal Verification Methodology (UVM) and is constructed as a layered testbench [3]. This paradigm promotes reusability and scalability by separating distinct verification concerns into independent, encapsulated components:

- Stimulus Generation: Creates high-level, abstract data operations (transactions).
- Driving: Translates abstract transactions into signal-level activity for the Design Under Test (DUT).
- Monitoring: Observes DUT signal activity and converts it back into abstract transactions.

- Checking: Compares actual results against a reference model to verify correctness.

This separation ensures that a change in one area, such as the DUT's pin-level protocol, only requires localized updates, leaving the stimulus and checking logic intact. The core of our stimulus strategy is Constrained Random Verification (CRV), which shifts the engineering effort from writing tedious test vectors to formally describing the system's intended behavior through constraints [4]. This approach excels at uncovering unexpected corner-case bugs and enhances productivity [5].

II. The Design Under Test (DUT)

The DUT for this project is a parameterized, synchronous, single-port RAM, a fundamental building block in digital design.

A. Architectural Details

The module is defined with DATA_WIDTH and ADDR_WIDTH parameters, allowing the same description to be instantiated with various configurations, a key principle of reusable IP design. All operations are synchronized to the positive edge of the clock. The read operation models a registered output, where data is available on the clock cycle following the read request, a common behavior for on-chip block RAMs.

TABLE I
Port Descriptions for simple_ram DUT

Port Name	Direction	Description
clk	input	Master clock signal.
rst_n	input	Active-low asynchronous reset.
cs	input	Chip Select; enables the port.
we	input	Write Enable (1=Write, 0=Read).
addr	input	Address bus (ADDR_WIDTH wide).
wdata	input	Write data bus (DATA_WIDTH wide).
rdata	output	Read data bus (DATA_WIDTH wide).

B. SystemVerilog RTL Code

The complete, synthesizable code for the DUT is provided below.

```

1 module simple_ram
2 #(
3   parameter DATA_WIDTH = 8,
4   parameter ADDR_WIDTH = 8
5 )
6 (
7   input  logic clk, rst_n, cs, we,
8   input  logic [ADDR_WIDTH-1:0] addr,
9   input  logic [DATA_WIDTH-1:0] wdata,
10  output logic [DATA_WIDTH-1:0] rdata
11 );
12
13 localparam DEPTH = 2**ADDR_WIDTH;
14 logic [DATA_WIDTH-1:0] mem [DEPTH-1:0];
15
16 always_ff @(posedge clk or negedge rst_n) begin
17   if (!rst_n) begin
18     for (int i = 0; i < DEPTH; i++) begin
19       mem[i] <= '0;
20     end
21     rdata <= '0;
22   end
23   else begin
24     if (cs) begin
25       if (we) begin
26         mem[addr] <= wdata;
27       end
28       rdata <= mem[addr];
29     end
30   end
31 end
32 endmodule

```

Listing 1. The simple_ram DUT module.

III. The Object-Oriented Verification Environment

Our verification environment is composed of interacting SystemVerilog classes, each encapsulating specific functionality. Fig. 1 illustrates the high-level architecture.




Fig. 1. High-level architecture of the layered testbench, showing communication pathways between components.

A. Transaction Class (mem_transaction)

The transaction is the fundamental data packet, abstracting a single DUT operation. Its properties are declared rand to enable CRV.

```

1 class mem_transaction;
2   rand bit [7:0] addr;
3   rand bit [7:0] wdata;
4   rand bit        we;
5   bit [7:0]      rdata;
6
7   // 60% writes, 40% reads

```

```

8   constraint wr_rd_dist_c {
9     we dist {1 := 6, 0 := 4};
10 }
11
12 function void print(string tag = "TRANS");
13   $display("[%s] @ %0t: Addr=%0h, WE=%b, WData=%
14   x%0h, RData=%0h",
15   tag, $time, addr, we, wdata, rdata);
16 endfunction
17 endclass

```

Listing 2. The mem_transaction class.

The wr_rd_dist_c constraint uses a weighted distribution to steer randomization, making write operations more frequent than reads [6].

B. Generator

The generator creates and randomizes mem_transaction objects, sending them to the driver via a mailbox, a synchronized message queue that decouples the producer from the consumer.

```

1 class generator;
2   mailbox #(mem_transaction) gen2drv_mbx;
3   int repeat_count;
4
5   function new(mailbox #(mem_transaction) gen2drv_mbx, int repeat_count = 10);
6     this.gen2drv_mbx = gen2drv_mbx;
7     this.repeat_count = repeat_count;
8   endfunction
9
10 task run();
11   mem_transaction tx;
12   repeat (repeat_count) begin
13     tx = new();
14     if (!tx.randomize())
15       $fatal(1, "Randomization failed!");
16     tx.print("GEN SEND");
17     gen2drv_mbx.put(tx);
18   end
19 endtask
20 endclass

```

Listing 3. The generator class.

C. Driver

The driver bridges the transaction-level and signal-level domains. It receives transactions and drives the DUT's pins according to the memory protocol. Connection to the static DUT is achieved via a virtual interface, a key construct for linking dynamic classes to static hardware [7].

```

1 class driver;
2   mailbox #(mem_transaction) gen2drv_mbx;
3   virtual mem_if vif;
4
5   function new(mailbox #(mem_transaction) gen2drv_mbx);
6     this.gen2drv_mbx = gen2drv_mbx;
7   endfunction
8
9   task run();
10    forever begin
11      mem_transaction tx;
12      gen2drv_mbx.get(tx); // Blocking call
13      tx.print("DRV RECV");
14    end

```

```

15  @(posedge vif.clk);
16  vif.cs <= 1;
17  vif.we <= tx.we;
18  vif.addr <= tx.addr;
19  if (tx.we) vif.wdata <= tx.wdata;
20
21  @(posedge vif.clk);
22  vif.cs <= 0;
23  vif.wdata <= '0;
24
25 end
26 endtask
27 endclass

```

Listing 4. The driver class.

D. Monitor

The monitor passively observes DUT signals, reconstructs transactions, and sends them to the scoreboard. It is the testbench's source of truth regarding DUT activity.

```

1  class monitor;
2  mailbox #(mem_transaction) mon2scb_mbx;
3  virtual mem_if vif;
4
5  function new(mailbox #(mem_transaction)
6    mon2scb_mbx);
7    this.mon2scb_mbx = mon2scb_mbx;
8  endfunction
9
10 task run();
11   mem_transaction tx;
12   forever begin
13     @(posedge vif.clk);
14     if (vif.cs) begin
15       tx = new();
16       tx.addr = vif.addr;
17       tx.we = vif.we;
18       if (tx.we) tx.wdata = vif.wdata;
19       else begin // Handle read latency
20         @(posedge vif.clk);
21         tx.rdata = vif.rdata;
22       end
23       tx.print("MON CAPTURE");
24       mon2scb_mbx.put(tx);
25     end
26   end
27 endtask
28 endclass

```

Listing 5. The monitor class.

E. Scoreboard

The scoreboard is the arbiter of correctness. It contains a behavioral reference model of the DUT and compares observed transactions from the monitor against it. This automated self-checking mechanism is essential for running large-scale random regressions.

```

1  class scoreboard;
2  mailbox #(mem_transaction) mon2scb_mbx;
3  // Golden reference model
4  bit [7:0] ref_mem [bit [7:0]];
5  int pass_count = 0, fail_count = 0;
6
7  function new(mailbox #(mem_transaction)
8    mon2scb_mbx);
9    this.mon2scb_mbx = mon2scb_mbx;
10 endfunction
11
12 task run();
13   mem_transaction tx;

```

```

13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

```

Listing 6. The scoreboard class.

The reference model is implemented with an associative array, which is ideal for modeling sparse memories.

F. Environment

The environment class is a container that instantiates and connects all verification components, making the entire testbench portable and manageable.

```

1  class environment;
2  generator gen;
3  driver   drv;
4  monitor  mon;
5  scoreboard scb;
6
7  mailbox #(mem_transaction) gen2drv_mbx;
8  mailbox #(mem_transaction) mon2scb_mbx;
9  virtual mem_if vif;
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

```

Listing 7. The environment class.

IV. Top-Level Integration and Simulation

The top-level testbench is a static module that instantiates the DUT, the verification environment, and the interface that connects them.

A. SystemVerilog Interface (mem_if)

An interface encapsulates the DUT signals, simplifying connections and reducing errors.

```

1 interface mem_if(input logic clk, input logic rst_n)
2   ;
3   parameter DATA_WIDTH = 8;
4   parameter ADDR_WIDTH = 8;
5   // Match DUT signals
6   logic cs;
7   logic we;
8   logic [ADDR_WIDTH-1:0] addr;
9   logic [DATA_WIDTH-1:0] wdata;
10  logic [DATA_WIDTH-1:0] rdata;
11 endinterface

```

Listing 8. The mem_if interface.

B. Top-Level Testbench (test_top)

The test_top module is the root of the simulation. It generates the clock and reset, instantiates the DUT and interface, creates the environment class, and starts the test.

```

1 module test_top;
2   logic clk;
3   logic rst_n;
4
5   // Clock and reset generation
6   always #5 clk = ~clk;
7   initial begin
8     clk <= 0; rst_n <= 0;
9     #20; rst_n <= 1;
10    end
11
12   // Instantiate interface and DUT
13   mem_if #(8, 8) vif(clk, rst_n);
14   simple_ram #(8, 8) dut (
15     .clk(vif.clk), .rst_n(vif.rst_n),
16     .cs(vif.cs), .we(vif.we),
17     .addr(vif.addr), .wdata(vif.wdata),
18     .rdata(vif.rdata)
19   );
20
21   // Instantiate and run the environment
22   initial begin
23     environment env;
24     env = new(vif); // Pass VIF handle
25     env.run();
26     // A simplified wait for test completion
27     #5000;
28     $display("Final Score: %0d Passed, %0d Failed.",,
29             env.scb.pass_count, env.scb.fail_count)
30     ;
31     $finish;
32   end
33
34   // Waveform dumping
35   initial begin
36     $dumpfile("dump.vcd");
37     $dumpvars(0, test_top);
38   end
39 endmodule

```

Listing 9. The test_top module.

The initial block that instantiates the environment is the critical link; it passes the handle to the physical interface ('vif') to the environment's constructor, establishing the connection to the dynamic, class-based testbench. System tasks 'dumpfile' and 'dumpvars' are included to generate a VCD waveform file for debugging.

V. Conclusion

This paper has detailed the design and implementation of a complete, UVM-inspired verification environment for a single-port RAM using SystemVerilog and object-oriented principles. By building each component—transaction, generator, driver, monitor, and scoreboard—from the ground up, we have demonstrated the core tenets of a modern, layered testbench architecture. The use of Constrained Random Verification and a self-checking scoreboard highlights the power of automation in finding bugs and achieving verification closure. This project serves as a practical, hands-on learning tool that bridges the gap between basic SystemVerilog knowledge and the industrial application of comprehensive verification methodologies like UVM.

References

- [1] J. Bergeron, *Writing Testbenches: Functional Verification of HDL Models*, 2nd ed. Norwell, MA, USA: Kluwer Academic Publishers, 2003.
- [2] K. D. Tasiran, S. Keckler, "The limits of directed testing," in Proceedings of the 38th Design Automation Conference (DAC '01), 2001, pp. 22-27.
- [3] S. Spear and G. Tumbush, *SystemVerilog for Verification: A Guide to Learning the Testbench Language Features*, 3rd ed. New York, NY, USA: Springer, 2012.
- [4] T. Fitzpatrick and A. Rich, "It's the methodology, stupid!" in Proceedings of the 38th Design Automation Conference (DAC '01), 2001, pp. 624-627.
- [5] C. J. Brej, J. L. Analoui, "Coverage-driven verification," in Proceedings of the IEEE International Conference on Computer Design (ICCD '04), 2004, pp. 128-133.
- [6] IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800-2017, 2017.
- [7] R. G. Kumar, "SystemVerilog Virtual Interfaces for Reusable Verification Environments," in SNUG San Jose, 2006.