


Sequential Logic




11/1/2006

VLSI Design I; A. Milenkovic

5

Timing Metrics




11/1/2006

VLSI Design I; A. Milenkovic

6

System Timing Constraints



$$t_{\text{cdreg}} + t_{\text{cdlogic}} \geq t_{\text{hold}}$$

$$T \geq t_{\text{c-q}} + t_{\text{plogic}} + t_{\text{su}}$$


11/1/2006

VLSI Design I; A. Milenkovic

7

Sequencing Elements

- **Latch:** Level sensitive
 - a.k.a. transparent latch, D latch
- **Flip-flop:** edge triggered
 - A.k.a. master-slave flip-flop, D flip-flop, D register
- **Timing Diagrams**
 - Transparent
 - Opaque
 - Edge-trigger




11/1/2006

VLSI Design I; A. Milenkovic

8

Set / Reset

- Set forces output high when enabled
- Flip-flop with asynchronous set and reset




11/1/2006

VLSI Design I; A. Milenkovic

27

Sequencing Methods

- Flip-flops
- 2-Phase Latches
- Pulsed Latches



11/1/2006


VLSI Design I; A. Milenkovic

28

Timing Diagrams

Contamination and Propagation Delays

t_{pd}	Logic Prop. Delay
t_{cd}	Logic Cont. Delay
t_{pcq}	Latch/Flop Clk-Q Prop Delay
t_{ccq}	Latch/Flop Clk-Q Cont. Delay
t_{pdq}	Latch D-Q Prop Delay
t_{pcq}	Latch D-Q Cont. Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time




11/1/2006

VLSI Design I; A. Milenkovic

29

Max-Delay: Flip-Flops




11/1/2006

VLSI Design I; A. Milenkovic

30

Max-Delay: Flip-Flops




11/1/2006

VLSI Design I; A. Milenkovic

31

Max Delay: 2-Phase Latches




11/1/2006

VLSI Design I; A. Milenkovic

32

Min-Delay: Flip-Flops

$$t_{cd} \geq t_{\text{hold}} - t_{ccq}$$



11/1/2006

VLSI Design I; A. Milenkovic

37


Min-Delay: 2-Phase Latches

$$t_{cd1}, t_{cd2} \geq$$

Hold time reduced by nonoverlap

Paradox: hold applies twice each cycle, vs. only once for flops.

But a flop is made of two latches!




11/1/2006

VLSI Design I; A. Milenkovic

38

Safe Flip-Flop

- In class, use flip-flop with nonoverlapping clocks
 - Very slow – nonoverlap adds to setup time
 - But no hold times
- In industry, use a better timing analyzer
 - Add buffers to slow signals if hold time is at risk



11/1/2006

VLSI Design I; A. Milenkovic

49

Summary

- Flip-Flops:
 - Very easy to use, supported by all tools
- 2-Phase Transparent Latches:
 - Lots of skew tolerance and time borrowing
- Pulsed Latches:
 - Fast, some skew tol & borrow, hold time risk

	Sequencing overhead ($T_c - t_{pd}$)	Minimum logic delay t_{cd}	Time borrowing t_{borrow}
Flip-Flops	$t_{pq} + t_{setup} + t_{skew}$	$t_{hold} - t_{cq} + t_{skew}$	0
Two-Phase Transparent Latches	$2t_{pdq}$	$t_{hold} - t_{cq} - t_{nonoverlap} + t_{skew}$ in each half-cycle	$\frac{T_c}{2} - (t_{setup} + t_{nonoverlap} + t_{skew})$
Pulsed Latches	$\max(t_{pdq}, t_{pq} + t_{setup} - t_{pw} + t_{skew})$	$t_{hold} - t_{cq} + t_{pw} + t_{skew}$	$t_{pw} - (t_{setup} + t_{skew})$

11/1/2006

VLSI Design I; A. Milenkovic

50