


3) * Variations in switching point of a CMOS inverter with changes in β_p/β_n ratio

→ CMOS inverter



w.o. K.T

$$V_m = \frac{\sqrt{\frac{\beta_n}{\beta_p}} V_{th} + V_{DD} - |V_{tp}|}{1 + \sqrt{\frac{\beta_n}{\beta_p}}} \rightarrow (1)$$

here

$$\beta_n = \mu_{n,ox} \left(\frac{W}{L} \right)_n$$

$$\beta_p = \mu_{p,ox} \left(\frac{W}{L} \right)_p$$

$$\text{So, } \frac{k_n'}{k_p'} = 2 \text{ to } 3 \rightarrow (2)$$

wt

$$\frac{\mu_n}{\mu_p} = r \text{ (mobility ratio)}$$

A symmetrical inverter has V.T.C. equal to i/p voltage range

$$V_{in} = \frac{1}{2} V_{DD} \rightarrow (3)$$

rearranging the equation

PAGE NO.:

DATE: / /

$$I_{an} = I_{dp}$$

$$\frac{\beta_n}{2} \left[\frac{1}{2} V_{DD} - V_{th} \right]^2 = \frac{\beta_p}{2} \left[V_{DD} - \frac{V_{DD}}{2} - |V_{tp}| \right]^2$$

$$\frac{\beta_n}{\beta_p} = \left(\frac{\frac{V_{DD}}{2} - |V_{tp}|}{\frac{V_{DD}}{2} - V_{th}} \right)^2$$

$$V_{th} = V_{tp}$$

$$\beta_n = \beta_p$$

widths of fets changes the switching point of inverter.

4) given;

$$V_{DD} = 3.3V - V_{OH}$$

$$V_{th} = 0.7V$$

$$V_{tp} = -0.7V$$

$$\beta_p = \beta_n$$

$$\text{ideally } V_{OH} = V_{DD} = 3.3V$$

$$V_{OL} = 0V$$

here

$$V_{IL} = \frac{1}{8} (3V_{DD} + 2V_{th})$$

$$= \frac{1}{8} (3 \times 3.3 + 2 \times 0.7)$$

$$= 1.4125V$$


$$\begin{aligned}
 V_{IH} &= \frac{1}{8} (5V_{DD} + 2V_{TP}) \\
 &= \frac{1}{8} (5 \times 3.3 + 2(-0.7)) \\
 &= 1.8875 \text{ V}
 \end{aligned}$$

$$\begin{aligned}
 \text{So, } N_{MH} &= V_{OH} - V_{IH} \\
 &= 3.3 - 1.8875 \\
 &= 1.4125
 \end{aligned}$$

$$N_{MH} = N_{ML}$$

So, for any given threshold voltage V_T , the noise margin can always be increased & improved by increasing supply voltage.

5) Capacitance modeling



* gate to channel capacitances
 C_{gs}, C_{gd}

* source to drain diff to Bulk
 C_{sb}, C_{db}

* gate to Bulk
 C_{gb}

$$\text{so } C_g = C_{gb} + C_{gd} + C_{gs}$$

① Cutoff mode

$$C_{gb} = \frac{\epsilon_{ox}}{t_{ox}} A$$

Since no channel is formed, $C_{gs} = 0$

$$C_{gd} = 0$$

$$\text{So, } \boxed{C_g = \frac{\epsilon_{ox}}{t_{ox}} A} \rightarrow \text{①}$$

② linear

$C_{gb} = 0$ (channel is formed but there is no polarity)

$$C_{gs} = \frac{\epsilon_{ox}}{2t_{ox}} A \quad (2t_{ox} \text{ ca2 of source \& drain})$$

$$C_{gd} = \frac{\epsilon_{ox}}{2t_{ox}} A$$

$$C_g = \frac{\epsilon_{ox}}{t_{ox}} A \rightarrow \textcircled{2}$$


③ Saturation region
channel gets pinched off

$$C_{gb} = 0, C_{gd} = 0$$


$$C_{gs} = (66\%) \left(\frac{\epsilon_{ox}}{t_{ox}} A \right)$$

8) Nand based design is better than NOR based design

NAND



NOR




* In NAND pmos are in || & in NOR they are in series

* parallel pmos makes stronger pull-up network than a series pmos


, Because of 11th pmos NAND based design is faster than that of NOR

Since hole mobility is faster than electron mobility.

9) $(x(y+2))'$



11)



given, $C_{out} = 130 \text{ pF}$

$C_1 = C_2 = 36 \text{ pF}$

$\beta_n = 2.0 \text{ mA/V}^2$

$V_{DD} = 3.3 \text{ V}$, $V_{th} = 0.7 \text{ V}$

here,

$$R_n = \frac{1}{\beta_n (V_{DD} - V_{th})}$$

$$= \frac{1}{2.0 \times 10^{-3} (3.3 - 0.7)} = 192.30 \Omega$$

$$T_n = 3 R_n C_{out} + 2 R_n C_2 + R_n C_1$$

$$= R_n [3 C_{out} + 2 C_2 + C_1]$$


$$= 192.30 [3 \times 130 + 2 \times 36 + 36] \times 10^{-12}$$

$$= 9.57 \times 10^{-11} \text{ or } 95.7 \text{ ps}$$

if we ignore C_1 & C_2

$$\begin{aligned}
 T_n &= 3R_n C_{out} \\
 &= 3 \times 192.31 \times 130 \times 10^{-15} \\
 &= 75 \text{ ps}
 \end{aligned}$$

$$\begin{aligned}
 \% \text{ error} &= \frac{95.77 - 75}{95.77} \times 100 \\
 &= 21.6\%
 \end{aligned}$$




$$\begin{aligned}
 \text{here } V_a &= 5 - 0.7 \\
 &= 4.3 \text{ V}
 \end{aligned}$$

$$V_b = 5 - 0.7 = 4.3 \text{ V}$$

$$V_c = 4.3 \text{ V}$$

$$V_o = 4.3 \text{ V}$$



$$V_a = 5 - 0.7 = 4.3 \text{ V}$$

$$V_b = 4.3 \text{ V}$$

$$V_c = 5 - 0.7 = 4.3$$

$$\begin{aligned}
 V_o &= 4.3 - 0.7 \\
 &= 3.6 \text{ V}
 \end{aligned}$$