


Set / Reset

- Set forces output high when enabled
- Flip-flop with asynchronous set and reset




11/1/2006

VLSI Design I; A. Milenkovic

27

Sequencing Methods


- Flip-flops
- 2-Phase Latches
- Pulsed Latches





11/1/2006


VLSI Design I; A. Milenkovic


•VLSI Design I; A. Milenkovic















Safe Flip-Flop

- In class, use flip-flop with nonoverlapping clocks
 - Very slow nonoverlap adds to setup time
 - But no hold times
- In industry, use a better timing analyzer
 - Add buffers to slow signals if hold time is at risk



11/1/2006

VLSI Design I; A. Milenkovic

49

Summary

- Flip-Flops:
 - Very easy to use, supported by all tools
- 2-Phase Transparent Latches:
 - Lots of skew tolerance and time borrowing
- Pulsed Latches:
 - Fast, some skew tol & borrow, hold time risk

	Sequencing overhead $(T_c - t_{pd})$	Minimum logic delay t_{cd}	Time borrowing t_{borrow}
Flip-Flops	$t_{peq} + t_{setup} + t_{skew}$	$t_{\rm hold} - t_{ccq} + t_{\rm skew}$	0
Two-Phase Transparent Latches	$2t_{pdq}$	$t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}} + t_{\text{skew}}$ in each half-cycle	$\frac{T_c}{2} - \left(t_{\text{setup}} + t_{\text{nonoverlap}} + t_{\text{skew}}\right)$
Pulsed Latches	$\max(t_{pdq}, t_{peq} + t_{setup} - t_{pw} + t_{skew})$	$t_{\text{hold}} - t_{ccq} + t_{\dot{p}w} + t_{\text{skew}}$	$t_{pw} - (t_{\text{setup}} + t_{\text{skew}})$

11/1/2006

VLSI Design I; A. Milenkovic

50