



## Lab 5

Pratik Thakker  
Pat323



### Functional Simulations :




# Lab 5

Pratik Thakker

Pat323



Pratik Thakker  
Pat323

Hand Calculations :

Book1 - Microsoft Excel (Product Activation Failed)

File Home Insert Page Layout Formulas Data Review View

Clipboard Font Alignment Number Styles Cells Editing

Calibri 11 B I U A- A+ Merge & Center \$ % +.0 .00 Conditional Formatting as Table Cell Styles Insert Delete Format AutoSum Fill Sort & Filter Find & Select

	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S
1		1	2	3															
2	Case 1:																		
3	ab_xor	444c6622	a64e8b03	58a0d9fa															
4	a_rot	33112226	4e8b03a6	8367e962															
5	a	7a0a0aeb	bf833f30	d4a5fdb6															
6	ba_xor	2c72c704	63c7bed8	33861b7c															
7	b_rot	96382163	bed863c7	df0ce186															
8	b	dc4481e8	a64e8b03	d52eceae															
9																			
10	Case 2:																		
11	ab_xor	46053e4c	d1d521d6	c0e22497															
12	a_rot	46053e4c	ea90eb68	0e22497c															
13	a	8cfe2711	42cd5d60	122038eb															
14	ba_xor	20626bf4	24a39119	7967baf6															
15	b_rot	35fa1031	24a39119	56cf2cf7															
16	b	666ecc79	4cef141c	6f89a818															
17																			
18																			
19																			
20																			
21																			
22																			
23																			
24																			

Sheet1 / Sheet2 / Sheet3



Ask me anything



3:54 PM 11/7/2016


## Lab 5

Pratik Thakker  
Pat323

### Timing Simulations:



Pratik Thakker  
Pat323



Calculations :

Critical path delay is 7.772ns

Latency of the design is 30 clock cycles

Propagation delay is 233.26 ns

Maximum speed of design is 129.53 Mhz

**Methodology:****Input:**

Start with clr by using button N17. Use button M18 to give lower 16 bits of A as input. Use M18 and M17 to give the upper 16 bits of A as input. Use M17 to give the lower 16 bits of B as input. Use M17 and P18 to give the upper 16 bits of B as input.

**Process:**

As soon as upper 16 bits of B is given as input the state changes to pre\_round in the next clock cycle and then to round\_op in the following clock cycle. In round\_op state, the counter starts counting from 1 and starts encrypting the input data. The count is reset to 1 after it reaches 12, which is indicated by the ready state. This means that the data has been encrypted and is ready.

**Output:**

The LEDs are used to display the output. Use P18 to display the lower 16 bits of A. Use P18 and P17 to show the upper 16 bits of A. Use P17 to show the lower 16 bits of B. Use P17 and M18 to show the upper 16 bits of B.

Youtube video Link:

<https://youtu.be/qc-R8BRlreM>

FSM:



