



Functional Simulations:







^ 🚾 🤌 🚃










Hand Calculations:



Timing Simulations:







Calculations:

Critical path delay is 7.772ns

Latency of the design is 30 clock cycles

Propagation delay is 233.26 ns

Maximum speed of design is 129.53 Mhz

Methodology:

Input:

Start with clr by using button N17.Use button M18 to give lower 16bits of A as input. Use M18 and M17 to give the upper 16 bits of A as input. Use M17 to give the lower 16 bits of B as input. Use M17 and P18 to give the upper 16 bits of B as input.

Process:

As soon as upper 16bits of B is given as input the state changes to pre_round in the next clock cycle and then to round_op in the following clock cycle. In round_op state, the counter starts counting from 1 and starts encrypting the input data. The count is reset to 1 after it reaches 12, which is indicated by the ready state. This means that the data has been encrypted and is ready.

Output:

The LEDs are used to display the output. Use P18 to display the lower 16 bits of A. Use P18 and P17 to show the upper 16 bits of A. Use P17 to show the lower 16 bits of B. UseP17 and M18 to show the upper 16 bits of B.

Youtube video Link:

https://youtu.be/qc-R8BRIreM

FSM:

