

Q.1 Building blocks.




1) ROBDD \Rightarrow

$$f(x_1, x_2, x_3, x_4) = (\neg(x_1, x_2)) \cdot (\neg(x_3, x_4)) \cdot (\neg(x_5, x_6))$$


$$f_1 = \neg(x_1, x_2)$$

$$f_2 = \neg(x_3, x_4)$$


$$f_3 = \neg(x_5, x_6)$$



$$f_1 \cdot f_2 = (\neg(x_1, x_2)) \cdot (\neg(x_3, x_4))$$



$$f = f_1 \cdot f_2 \cdot f_3$$



Ans \Rightarrow

Building Block.

- 2] The IF else ROBDD and the ROBDD obtained in part ① both are same.

3] Given : $f = x_1 + x_2 + x_3 + x_4$ $c = x_1 + x_2$
 $c \neq 0$

To find : $f \downarrow c$

To confirm : $c.(f \downarrow c) = c.f$

for $f = x_1 + x_2 + x_3 + x_4$ $c = x_1 + x_2$

$$f \downarrow c = x_1.(f \downarrow \bar{x}_2) + \bar{x}_1.(f \downarrow c \bar{x}_1)$$

$$x = x_1$$

$$f \downarrow c = x_1.(f \downarrow \bar{x}_2) + \bar{x}_1.(f \downarrow c \bar{x}_1)$$

$$\Rightarrow f \downarrow \bar{x}_1 = c \downarrow \bar{x}_1 \Rightarrow f \downarrow \bar{x}_1 = x_2 + x_3 + x_4 \quad c \downarrow \bar{x}_1 = x_2$$

$$f \downarrow x_1 = 1 \quad c \downarrow x_1 = 1$$

$$\text{So } f \downarrow c \downarrow x_1 = f \downarrow x_1 = 1 \quad \text{as } c \downarrow x_1 = 1$$

$$\text{So } f \downarrow \bar{x}_1 = c \downarrow \bar{x}_1 = f \downarrow \bar{x}_1 \downarrow x_2 \downarrow \bar{x}_1 \quad \text{as } c \downarrow \bar{x}_1 = x_2$$

$$f \downarrow \bar{x}_1 \downarrow x_2 = 1 \quad c \downarrow \bar{x}_1 \downarrow x_2 = 1$$

$$\therefore f \downarrow c \downarrow \bar{x}_1 = 1$$

$$\text{Hence } f \downarrow c = x_1 \cdot 1 + \bar{x}_1 \cdot 1 = 1$$

Ans $\boxed{f \downarrow c = 1}$

$$c.(f \vee c) = 0 \quad \text{for } c=0$$

$$= f \vee c \quad \text{for } c \neq 0$$

$$c.f = 0 \quad \text{for } c=0$$

$$f \quad \text{for } c=1$$

so for $f = x_1 + x_2 + x_3 + x_4$ and $c = x_1 x_2$

for $c=0$ $c.(f \vee c) = c.f$

and for $c=1 \rightarrow f=1$ and $f \vee c = 1$

Here, we confirm

$$\underline{c.(f \vee c) = c.f}$$

6.4 Building Blocks

CNF representation:-

$$j = a + g \quad g = \bar{f} \quad f = b.c \quad i = \overline{g+h}$$

$$h = \overline{f.(d.e)}$$

$$j = a + g = a + \bar{b}\bar{c} = a + \bar{b}\bar{c} \quad \leftarrow \text{demorgan's law}$$

$$h = \overline{b.c.d.e} = \bar{b} + \bar{c} + \bar{d} + \bar{e}$$

$$i = b.c.d.e$$

$i = b.c.d.e$
$j = a + \bar{b} + \bar{c}$
$h = \bar{b} + \bar{c} + \bar{d} + \bar{e}$

$$f = b.c$$

$$g = \bar{b} + \bar{c}$$

Q.5

Building Blocks.

as we can clearly see that, we can't find any input combination for which.

$$j = i = h$$

$$\text{as } i = \bar{h} = b.c.d.e$$

we can confirm this with the help of SAT package by writing a CNF for.

$$(h \equiv i) \wedge (i \equiv j).$$

$$\text{CNF} \quad (h \Leftrightarrow i) \wedge (i \Leftrightarrow j) \wedge (h \Leftrightarrow \overline{b.c.d.e}) \wedge (i \Leftrightarrow b.c.d.e) \\ \wedge (j \Leftrightarrow (a + b\bar{c})).$$

$$(h + \bar{i}), (\bar{h} + i), (i + \bar{j}), (\bar{i} + j), (\bar{h} + b + c + d + e),$$

$$(b + \bar{h}), (h + c), (h + d), (h + e)$$

$$(\bar{e} + b), (\bar{e} + c), (\bar{e} + d), (\bar{e} + e).$$

$$(\bar{c} + \bar{b} + \bar{c} + d + e)$$

$$(j + a + b.c) (\bar{j} + a + \bar{b} + \bar{c}).$$

$$(j + \bar{a}(b + c)) \Rightarrow (j + \bar{a}). (j + b + c)$$

and with the help of SAT package we can see that the output is

UNSATISFIABLE

i.e. the output is always = 0 i.e. no input combination exists for

$$h = i = j$$

Q.2 Verification of combinational circuit.

Specification

Implementation.

$$P = u_3 + \bar{u}_3 u_2 + \bar{u}_3 \bar{u}_2 u_1 + \bar{u}_3 \bar{u}_2 \bar{u}_1 u_0$$

$$P = u_3 + u_2 + u_1 + u_0$$

$$C_0 = u_3 + \bar{u}_3 \bar{u}_2 u_1$$

$$C_0 = u_3 + u_1$$

$$C_1 = u_3 + \bar{u}_3 \cdot u_2$$

$$C_1 = u_3 + u_2$$

input combinations. (at most input is 1).

u_3	u_2	u_1	u_0	case cond ⁿ
0	0	0	0	
0	0	0	1	$C = \sim u_3 \cdot \sim u_2 \cdot \sim u_0 +$
0	0	1	0	$\sim u_0 \cdot \sim u_1 \cdot \sim u_2 +$
0	1	0	0	$\sim u_2 \cdot \sim u_3 \cdot \sim u_1 +$
1	0	0	0	$\sim u_0 \cdot \sim u_1 \cdot \sim u_3$

⇒ 1] We can check the implementation is equivalent to specification by checking ROBDD's of

$$(specifi).c == (impl).c. \text{ (using } == \text{ operator)}$$

as we can directly error) both the ROBDD's and we will get ROBDD 'zero' if they are same.

⇒ 2] We can check the Implementation is equivalent to specification by checking the SAT output.

We can make a CNF for.

$$\begin{aligned} & (e_{\text{imp}} \text{ XOR } e_{\text{spec}}) \cdot c \\ & (c_{\text{imp}} \text{ XOR } e_{\text{spec}}) \cdot c \\ & (c_{\text{imp}} \text{ XOR } e_{\text{spec}}) \cdot c \end{aligned}$$

For any $\text{imp} \neq \text{spec}$ and the input is one (1)
The output is one.

So for SAT solver we can say that if we get
'UNSATISFIABLE' i.e. there is no input combination
for

$$(e_{\text{imp}} \text{ XOR } e_{\text{spec}}) \cdot c = 1$$

i.e. $e_{\text{imp}} = e_{\text{spec}}$ for $c=1$

We can make the CNF by making new variables
to the product term and holding the equivalence
relationship for the new variable and the
corresponding product term.

for example

$$c = \underbrace{\bar{u}_3 \cdot \bar{u}_2 \cdot \bar{u}_1}_{d_1} + \underbrace{\bar{u}_3 \cdot \bar{u}_2 \cdot \bar{u}_0}_{d_2} + \underbrace{\bar{u}_3 \cdot \bar{u}_0 \cdot \bar{u}_1}_{d_3} + \underbrace{\bar{u}_0 \cdot \bar{u}_2 \cdot \bar{u}_1}_{d_4}$$

new var

$$(d_1 + d_2 + d_3 + d_4) \quad \begin{aligned} (d_1 &\Leftrightarrow \bar{u}_3 \cdot \bar{u}_2 \cdot \bar{u}_1) & (d_2 &\Leftrightarrow \bar{u}_3 \cdot \bar{u}_2 \cdot \bar{u}_0) \\ (d_3 &\Leftrightarrow \bar{u}_3 \cdot \bar{u}_0 \cdot \bar{u}_1) & (d_4 &\Leftrightarrow \bar{u}_0 \cdot \bar{u}_2 \cdot \bar{u}_1) \end{aligned}$$

and further expanding $(d_1 \Leftrightarrow \bar{u}_3 \cdot \bar{u}_2 \cdot \bar{u}_1)$ to POS
as

$$(\bar{d}_1 + \bar{u}_3 \cdot \bar{u}_2 \cdot \bar{u}_1) \cdot (d_1 + u_3 + u_2 + u_1)$$

distributive law $(\bar{d}_1 + \bar{u}_3) \cdot (\bar{d}_1 + \bar{u}_2) \cdot (\bar{d}_1 + \bar{u}_1)$

In the similar manner we can find the CNF of all the imp and spec and check whether the output is always '0'

i.e. UNSATISFABLE, \leftarrow SAT output.

A.3 Verification of sequential circuits.

Q1 Using ROBDD.

as we need to inform that this machines give same output i.e. $z=0$ upto $k=4$

we can consider 4 input (x) and 4 input (y)
 $\Rightarrow x(k)$ and $y(k)$ are input for $t=k$.

then for each state $t=k$ we have its inputs and its corresponding states with the help of this we can construct an ROBDD of the output for $t=k$.

and finally we need to check whether the outputs of state machine A and machine B for all k are same.

i.e. $f(k) \Rightarrow$ output state machine A or 1

$g(k) \Rightarrow$ output state machine B or 2

it should satisfy,

$$(f(0) \oplus g(0)) + (f(1) \oplus g(1)) + (f(2) \oplus g(2)) \\ + (f(3) \oplus g(3)) + (f(4) \oplus g(4)) = 0$$

Q.2

Using SAT

We want to check for $k=4$

$$f_1 \oplus g_1 = f_2 \oplus g_2 = f_3 \oplus g_3 = f_4 \oplus g_4$$

Should be '0' as f and g should be same.

So we can build the CNF for $f_k \oplus g_k$ and check whether it is '0' always for all the inputs.

We should get the output of SAT package as 'UNSATISFIABLE' if $f_k = g_k$.

We check the $f_k \oplus g_k$ iteratively and we got

$f_1 \neq g_1$ it gets satisfied.

The machine ① and machine ② are ~~not~~ different, because of

$$S_3(k+1) = s(k) ? 0 : (s(k) ? s_2(k) : s_0(k))$$

The machine ① matches machine ②.

$$\text{for } S_3(k+1) = s(k) ? (1 : s(k) ? s_2(k) : s_0(k))$$

Q.6 Part ① Building Block

a) The vid of states corresponding to the hyper structure representation of this machine.

- z, d, q, y
- i) $0, 0, 0, 0$ $q = y$
- ii) $0, 0, 1, 1$
- iii) $0, 1, 0, 0$
- iv) $0, 1, 1, 1$
- v) $1, 0, 0, 0$
- vi) $1, 0, 1, 1$
- vii) $1, 1, 0, 0$
- viii) $1, 1, 1, 1$

b) The state can be represented as $q(k), y(k), z(k), d(k)$

