

Reference User Manual

HPC model of AJIT Processor



Prathu Baronia

Supervisor : Prof. Madhav Desai

Department of Electrical Engineering
Indian Institute of Technology, Bombay

This manual is submitted as part of

Dual Degree Project

May 20, 2019

Contents

| | | |
|-----------|---|-----------|
| 1 | Introduction | 4 |
| 2 | Need for the System | 5 |
| 3 | Design of the System | 6 |
| 4 | Interfaces | 7 |
| 5 | Setup of the System | 8 |
| 6 | Basic Usage | 9 |
| 7 | Tools used and their Constraints | 10 |
| 8 | XSCT Access | 11 |
| 9 | Accessing General Slave Registers on AXI | 12 |
| 10 | Understanding the PCIE Interface for the Setup | 13 |
| 11 | DDR Access | 14 |
| 12 | Designing A Custom Peripheral | 15 |
| 12.1 | Implementation | 15 |
| 12.1.1 | HDL | 15 |
| 12.1.2 | HLS | 15 |
| 13 | Adding A Custom Peripheral | 16 |
| 14 | Adding A New AJIT Core | 17 |

List of Figures

List of Tables

1 | Introduction

2 | Need for the System

3 | Design of the System

4 | Interfaces

5 | Setup of the System

6 | Basic Usage

7 | Tools used and their Constraints

8 | XSCT Access

9 | Accessing General Slave Registers on AXI

10 | Understanding the PCIe Interface for the Setup

11 | DDR Access

12 | Designing A Custom Peripheral

12.1 Implementation

12.1.1 HDL

12.1.2 HLS

Aa HLS

Vivado HLS

13 | Adding A Custom Peripheral

14 | Adding A New AJIT Core

References

- [1] Edgar Xavier Ample. Foo. Technical report, Foxford University, 3000.
- [2] Mathias Ose. ma.thiaso.se. <http://ma.thiaso.se/>, 2014.