


Exp. 8. Simulation of VI Characteristics of FINFET, CNTFET and GFET using NanoHub

(a) FINFET

Aim: To Obtain the VI Characteristics of FinFET by varying the Gate Channel length and oxide thickness


Case Study 1: Simulate & obtain the current spectrum characteristics for the last bias point of FinFET. Analyze the performance for different Oxide layer thicknesses



Observation

1. The current spectrum ($I_d(E)$) is highest near the Fermi energy ($E - E_f = 0$ eV) and gradually decreases as the carrier energy moves away from the Fermi level, indicating that most electrons contribute to conduction around this energy.
2. Reducing the oxide layer thickness increases the current spectrum, as the gate has stronger electrostatic control over the channel, resulting in improved carrier transport and higher drain current. Increasing the oxide thickness reduces the current spectrum due to weaker gate control.
3. The simulation shows that a thinner oxide layer enhances FinFET performance by increasing current conduction and reducing channel resistance, whereas a thicker oxide layer lowers the current spectrum and overall device efficiency.

Case Study 2: Simulate & obtain the electron density per sheet characteristics of FinFET. Analyze its performance with different Gate region length




Observation:

- The graph indicates the variation of electron density along the FinFET channel. The x-axis represents the position from the source to the drain, while the y-axis represents the electron density (ρ).
- The high electron density at the source and drain regions and the reduced density in the channel indicate that the gate controls the movement of electrons. The drop in the channel region represents the potential barrier formed by the gate.
- The red curve has a higher electron density than the blue curve in the channel region, indicating better carrier transport, stronger channel inversion, and higher drain current. This shows improved FinFET performance under that simulation condition (such as a shorter gate length or thinner oxide layer).

(b) CNTFET


Case study 1: Simulate & Obtain the VI characteristics of CNT-FET by varying Schottky barrier and oxide thickness



Observation

1. The **drain current (I_d)** increases almost linearly with the **drain voltage (V_{ds})**, indicating normal transistor operation in the applied bias range.
2. **Reducing the Schottky barrier height** improves carrier injection from the source to the channel, resulting in **higher drain current**, while increasing the barrier height decreases the current.
3. **Thinner oxide layers** provide stronger gate control over the channel, producing higher drain current. Increasing the oxide thickness weakens the gate control and reduces the current conduction.

Case study 2: Simulate & Obtain the VI characteristics of CNT-FET by varying CNT diameter




Observation

1. The drain current increases with increasing drain voltage, showing the expected V-I behaviour of the CNTFET.
2. Increasing the CNT diameter reduces the band gap of the carbon nanotube, allowing more charge carriers to flow through the channel and resulting in a higher drain current.
3. Smaller CNT diameters exhibit lower drain current due to the larger band gap and higher channel resistance, whereas larger CNT diameters improve conductivity and overall device performance.

(c) GFET


Case Study 1: How does varying the gate voltage (V_{gs}) affect the drain current (I_{ds}) in a GFET?



Observation

1. The drain current (I_{ds}) increases with increasing drain voltage (V_d) for all gate voltage values.
2. Increasing the gate voltage (V_{gs}) increases the carrier concentration in the graphene channel, resulting in a higher drain current.
3. A lower gate voltage produces a smaller drain current due to weaker channel conduction, while a higher gate voltage improves the conductivity and ON-state performance of the GFET.

Case Study 2: What factors determine the maximum drain current ($I_{ds,max}$) in a Graphene Field Effect Transistor (GFET)?




Observation

1. The maximum drain current ($I_{ds,max}$) increases as the drain voltage (V_d) increases, showing enhanced carrier transport through the graphene channel.
2. Higher gate voltage, larger carrier mobility, wider channel width, and lower contact resistance contribute to achieving a higher maximum drain current.
3. The graph shows a continuous increase in I_d with V_d , indicating efficient current conduction and high-performance operation of the GFET.

Case Study 3: To investigate how the mobility of charge carriers in a Graphene FieldEffect Transistor (GFET) with a mobility of 2000 cm²/V·s influences its current-

voltage (V_I) characteristics.



Observation

1. At a mobility of $2000 \text{ cm}^2/V\cdot s$, the drain current increases almost linearly with the applied drain voltage, indicating stable charge transport.
2. The relatively high carrier mobility enables faster electron movement, resulting in low channel resistance and improved current flow.
3. Compared with lower mobility devices, a GFET with $2000 \text{ cm}^2/V\cdot s$ mobility exhibits better conductivity, higher drain current, and improved overall electrical performance.

Conclusion


The NanoHub simulations of FinFET, CNTFET, and GFET demonstrate the influence of key device parameters on transistor performance. In FinFET, reducing the oxide thickness and gate length improves gate control, increases electron density, and enhances drain current. In CNTFET, a lower Schottky barrier height, thinner oxide layer, and larger CNT diameter improve carrier injection and increase the drain current, resulting in better switching performance. In GFET, increasing the gate voltage, carrier

mobility, and maximum drain current enhances channel conductivity and overall device efficiency.

Exp. 9. Simulation of Tunneling Magnetoresistance (TMR) by Varying Barrier Height

using NanoHUB


Case Study 1: Characteristics of TMR with barrier height of 0.85eV



Observation

1. The TMR value increases as the applied voltage approaches 0 V, reaches its maximum near zero bias, and then decreases as the voltage increases in either the positive or negative direction.
2. With a barrier height of 0.85 eV, electrons tunnel more easily through the insulating barrier, resulting in higher tunneling current and moderate TMR characteristics.
3. The graph exhibits a symmetric TMR–Voltage curve, indicating stable spin-dependent tunneling and proper operation of the magnetic tunnel junction.

Case Study 2: Characteristics of TMR with barrier height of 1.0eV



Observation

1. The TMR reaches its maximum value near zero applied voltage and gradually decreases as the voltage moves away from zero, similar to the expected behavior of a magnetic tunnel junction.
2. Increasing the barrier height to 1.0 eV reduces the tunneling probability of electrons, resulting in lower tunneling current but improved spin filtering, which enhances the TMR effect.
3. The graph maintains a symmetrical peak around zero bias, indicating efficient spin polarization and stable magnetic switching characteristics.

Conclusion

The NanoHUB simulation demonstrates that the barrier height significantly influences the Tunneling Magnetoresistance (TMR) characteristics of a Magnetic Tunnel Junction (MTJ). For both 0.85 eV and 1.0 eV barrier heights, the TMR reaches its maximum near zero bias voltage and decreases as the applied


voltage increases in either direction.

A lower barrier height (0.85 eV) allows easier electron tunneling and higher tunneling current, whereas a higher barrier height (1.0 eV) improves spin filtering and enhances the TMR effect while reducing the tunneling current. These results indicate that selecting an appropriate barrier height is essential for optimizing the performance, sensitivity, and reliability of spintronic devices such as MRAM and magnetic sensors.

Exp. 10. Biosensor and Bio-FET characteristics using NanoHub


Aim:

1. To simulate the threshold voltage of a BioFET-based biosensor as a function of electrolyte pH (4 to 8).
2. To analyze the transfer characteristics (I_{ds} vs. V_{fg}) of the BioFET for varying pH levels and interpret the sensor's performance.



Observation

1. The drain current (I_{ds}) increases with the front gate voltage (V_{fg}), showing the normal transfer characteristics of the BioFET.
2. Different pH values produce shifted I_{ds} – V_{fg} curves, indicating that the drain current is influenced by the electrolyte pH through changes in the surface charge.
3. Higher pH values result in a noticeable shift in the transfer characteristics, demonstrating the high sensitivity, good response, and reliable sensing performance of the BioFET for pH detection.



Conclusion:

1. The BioFET sensor demonstrates linear sensitivity to pH changes, with a near-theoretical response of 59 mV/pH.
2. The transfer characteristics (I_{ds} vs. V_{fg}) effectively shift with varying pH, confirming the sensor's ability to detect electrolyte variations.
3. The EGFET configuration is validated as a reliable model for BioFET simulations,

offering insights into potential optimizations for practical a