

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

The objective of the project is to develop a simulator of a small classical CISC computer based on assembly language. The phase 1 of the project will have the following characteristics:

- 4 general purpose registers (GPRs) – each 16 bits in length
- 3 Index registers – 16 bits in length
- 16-bit words
- Memory of 2048 words, expandable to 4096 words
- Word addressable


The four GPRs are named as: R0, R1, R2 and R3

The index registers are named as: X1, X2 and X3

**Phase 1 implementation:**

**Load/store instruction**

Every instruction should be in this format:



*Opcode (6 bits)* – Specifies one of 64 possible instructions (5 types in load and store)

*IX (2 bits)* – Specifies one of the three index registers (X1, X2 or X3), when IX is 0 there is no indexing

*R (2 bits)* – specifies one of the four general purpose registers (R0, R1, R2 or R3)

*I (1 bit)* – specifies indirect addressing when I=1 otherwise no indirect addressing

*Address (7 bits)* – specifies one of the 32 locations

The value of **IX** is used to select the indexing register in the following way:

- |    |                  |
|----|------------------|
| 00 | No indexing      |
| 01 | Index Register 1 |
| 10 | Index Register 2 |
| 11 | Index Register 3 |

The value of **I** denotes whether Indirect addressing is used or not:

- |   |                        |
|---|------------------------|
| 0 | No indirect addressing |
| 1 | Indirect addressing    |

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

To execute the different Load/Store instructions, the Effective Address(EA) should be computed as follows:

Effective Address (EA) =

If I field=0

If IX=00, contents of the address field

If IX=1,2 or 3,  $c(X_j) + \text{contents of the Address field}$ , where  $j = c(IX)$

If I field=1


if IX = 00,  $c(\text{Address})$

if IX = 1,2 or 3,  $c(c(X_j) + \text{Address})$ , where  $j = c(IX)$

The 5 Load and Store instructions are as follows:

OpCode <sub>8</sub>	Instruction	Description
01	LDR r, x, address[,I]	Load Register From Memory, $r = 0..3$ $r \leftarrow c(EA)$ $r \leftarrow c(c(EA))$ , if I bit set
02	STR r, x, address[,I]	Store Register To Memory, $r = 0..3$ $\text{Memory}(EA) \leftarrow c(r)$
03	LDA r, x, address[,I]	Load Register with Address, $r = 0..3$ $r \leftarrow EA$
41	LDX x, address[,I]	Load Index Register from Memory, $x = 1..3$ $Xx \leftarrow c(EA)$
42	STX x, address[,I]	Store Index Register to Memory. $X = 1..3$ $\text{Memory}(EA) \leftarrow c(Xx)$

The GUI should be designed as follows:



CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

The possible load and store instructions:

Opcode	R	IX	I	Address	
01		00	0(no indirect addressing)		Contents of Address field
01		X1/X2/X3( indexing) Index Register	0		C(Xi)+Contents of Address field
01		00	1(indirect addressing)		C(address)
01		01/02/03 (X1/X2/X3)	1(indirect addressing)		C(C(Xi)+address)
Load register from memory	R<-c(EA)	LDR r, x, address[,I]			
02		00	0		Contents of Address field
02		01/02/03 (X1/X2/X3)	0		C(Xi)+Contents of Address field
02		00	1		C(address)
02		01/02/03 (X1/X2/X3)	1		C(C(Xi)+ Contents of Address field))
Store register to memory	c(R)->Mem(EA)	STR r, x, address[,I]			
03		00	0		Contents of Address field
03		01/02/03 (X1/X2/X3)	0		C(Xi)+Contents of Address field
03		00	1		C(address)
03		01/02/03 (X1/X2/X3)	1		C(C(Xi)+address)
Load register with address	R<-EA	LDA r, x, address[,I]			
41		00	0		Contents of Address field
41		01/02/03	0		C(Xi)+Contents of Address field
41		00	1		C(address)
41		01/02/03	1		C(C(Xi)+address)
Load index register from memory	Xx<-c(EA)	LDX x, address[,I]			
42		00	0 (no indirect addressing)		Contents of address field
42		01/02/03 (X1/X2/X3 index register)	0		C(Xi)+content of address field
42		00	1(indirect addressing)		C(address)
42		01/02/03 (X1/X2/X3 index register)	1		C(C(Xi)+address)
Store index register to memory	c(Xi)->Mem(EA)	STX x, address[,I]			

## **PHASE 2 IMPLEMENTATION**

### **Cache design and implementation:**

The design for cache and cache line is as follows:

For example, if EA=(1000)decimal


1. Determine which block EA is in.  
 $1000/6=166$   
166 is the number of block.  
 $1000\%6=4$   
4 presents that the word existing in the word[4] in a block array.
2. In direct-mapping, the address of block determines which cache line the word should be put in.

(166)decimal=(0000000101000110)binary

The last 3 bits = the number of cache line the word should be put in.

The first 13 bits = TAG number.


3. Write bit  
Write bit =0, means no data in cache line has been modified.  
Write bit=1, means some data have been changed.
4. Present bit  
Present bit =1, means there are valid data in the line.  
Present bit=0, means there are not valid number in the line.
5. The cache:



Direct mapping

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

6. The memory:



The coding for cache class and cache line is included in the source code pdf.

### Remaining instructions

The set of instructions included and tested for phase 2 are:

OpCode	Instruction	Description
010	JZ r, x, address[,l]	Jump If Zero: If c(r) = 0, then PC $\leftarrow$ EA Else PC $\leftarrow$ PC+1
011	JNE r, x, address[,l]	Jump If Not Equal: If c(r) $\neq$ 0, then PC $\leftarrow$ EA Else PC $\leftarrow$ PC + 1
012	JCC cc, x, address[,l]	Jump If Condition Code cc replaces r for this instruction cc takes values 0, 1, 2, 3 as above and specifies the bit in the Condition Code Register to check; If cc bit = 1, PC $\leftarrow$ EA Else PC $\leftarrow$ PC + 1
013	JMA x, address[,l]	Unconditional Jump To Address PC $\leftarrow$ EA, Note: r is ignored in this instruction
014	JSR x, address[,l]	Jump and Save Return Address: R3 $\leftarrow$ PC+1; PC $\leftarrow$ EA


CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

		<p>R0 should contain pointer to arguments Argument list should end with -1 (all 1s) value</p>
015	RFS Immed	<p>Return From Subroutine w/ return code as Immed portion (optional) stored in the instruction's address field.  <math>R0 \leftarrow \text{Immed}</math>; <math>PC \leftarrow c(R3)</math>  IX, I fields are ignored.</p>
016	SOB r, x, address[,I]	<p>Subtract One and Branch. <math>R = 0..3</math>  <math>r \leftarrow c(r) - 1</math>  If <math>c(r) &gt; 0</math>, <math>PC \leftarrow EA</math>;  Else <math>PC \leftarrow PC + 1</math></p>
017	JGE r,x, address[,I]	<p>Jump Greater Than or Equal To:  If <math>c(r) \geq 0</math>, then <math>PC \leftarrow EA</math>  Else <math>PC \leftarrow PC + 1</math></p>
004	AMR r, x, address[,I]	<p>Add Memory To Register, <math>r = 0..3</math>  <math>r \leftarrow c(r) + c(EA)</math></p>
005	SMR r, x, address[,I]	<p>Subtract Memory From Register, <math>r = 0..3</math>  <math>r \leftarrow c(r) - c(EA)</math></p>
006	AIR r, immed	<p>Add Immediate to Register, <math>r = 0..3</math>  <math>r \leftarrow c(r) + \text{Immed}</math>  Note:  1. if <math>\text{Immed} = 0</math>, does nothing  2. if <math>c(r) = 0</math>, loads r with Immed  IX and I are ignored in this instruction</p>
007	SIR r, immed	<p>Subtract Immediate from Register, <math>r = 0..3</math>  <math>r \leftarrow c(r) - \text{Immed}</math>  Note:  1. if <math>\text{Immed} = 0</math>, does nothing  2. if <math>c(r) = 0</math>, loads r1 with <math>-(\text{Immed})</math>  IX and I are ignored in this instruction</p>
020	MLT rx,ry	<p>Multiply Register by Register  <math>rx, rx+1 \leftarrow c(rx) * c(ry)</math>  rx must be 0 or 2  ry must be 0 or 2  rx contains the high order bits, rx+1 contains the low order bits of the result  Set OVERFLOW flag, if overflow</p>
021	DVD rx,ry	<p>Divide Register by Register  <math>rx, rx+1 \leftarrow c(rx) / c(ry)</math>  rx must be 0 or 2  rx contains the quotient; rx+1 contains the remainder  ry must be 0 or 2  If <math>c(ry) = 0</math>, set <math>cc(3)</math> to 1 (set DIVZERO flag)</p>
022	TRR rx, ry	<p>Test the Equality of Register and Register</p>

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5


		If $c(rx) = c(ry)$ , set $cc(4) \leftarrow 1$ ; else, $cc(4) \leftarrow 0$
023	AND rx, ry	Logical And of Register and Register $c(rx) \leftarrow c(rx) \text{ AND } c(ry)$
024	ORR rx, ry	Logical Or of Register and Register $c(rx) \leftarrow c(rx) \text{ OR } c(ry)$
025	NOT rx	Logical Not of Register To Register $C(rx) \leftarrow \text{NOT } c(rx)$
031	SRC r, count, L/R, A/L	Shift Register by Count $c(r)$ is shifted left ( $L/R = 1$ ) or right ( $L/R = 0$ ) either logically ( $A/L = 1$ ) or arithmetically ( $A/L = 0$ ) XX, XXX are ignored Count = 0...15 If Count = 0, no shift occurs
032	RRC r, count, L/R, A/L	Rotate Register by Count $c(r)$ is rotated left ( $L/R = 1$ ) or right ( $L/R = 0$ ) either logically ( $A/L = 1$ ) Count = 0...15 If Count = 0, no rotate occurs

The instruction format for arithmetic and logical operations is different:



All the instructions are based on registers Rx and Ry. The lower order and higher order bits of the results are also stored in these registers.

The instruction format for shifting and rotating operations is as follows:



In this, count represents the extent to which the value should be shifted or rotated. A/L specifies whether it is arithmetic or logical shift/rotate and L/R specifies the direction i.e. left or right.

### Program 1 implementation

Check the attached text file "instruction.txt" for the machine code for executing Program 1

In the machine code, we have used instructions such as LDR, STR, SMR, ABS and CMP. These instructions call the functions relevant to the respective opcode.

Such as: when the instruction begins with "LDR", the function "loadregister()" is called. Similarly the respective functions get called.

The above programs functionality is to get the 20 input numbers along with the search number and store it in continuous blocks of memory.

After storing the numbers, we find the difference between the search number and each input number to find the minimum difference.


Finally, we compare the results and print the number closest to the search number.

The java code for Program 1 is included in the source code PDF.

## PHASE 3 IMPLEMENTATION

### I/O OPERATION

The instruction format for I/O operations is as follows:



The assigned DEVID in the simulator are:

0: Console keyboard

1: console printer

2: card reader

3 – 31: The registers and switches in the console

The I/O instructions are:

OpCode	Instruction	Description
061	IN r, devid	Input Character To Register from Device, r = 0..3
062	OUT r, devid	Output Character to Device from Register, r = 0..3
063	CHK r, devid	Check Device Status to Register, r = 0..3 c(r) <- device status

### MACHINE FAULT

The possible machine faults that are predefined are:


ID	Fault
0	Illegal Memory Address to Reserved Locations
1	Illegal TRAP code
2	Illegal Operation Code
3	Illegal Memory Address beyond 2048 (memory installed)

So, whenever any of these faults occur, the MFR will be set to the respective fault ID.



CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

When a Trap instruction or a machine fault occurs, the processor saves the current PC and MSR contents to the locations specified above, then fetches the address from Location 0 (Trap) or 1 (Machine Fault) into the PC which becomes the next instruction to be executed.



OpCode <sub>8</sub>	Instruction	Description
000	HLT	Stops the machine.
036	TRAP code	Traps to memory address 0, which contains the address of a table in memory. Stores the PC+1 in memory location 2. The table can have a maximum of 16 entries representing 16 routines for user-specified instructions stored elsewhere in memory. Trap code contains an index into the table, e.g. it takes values 0 – 15. When a TRAP instruction is executed, it goes to the routine whose address is in memory location 0, executes those instructions, and returns to the instruction stored in memory location 2. The PC+1 of the TRAP instruction is stored in memory location 2.

# CS6461 - COMPUTER ARCHITECTURE

## PROJECT DESIGN NOTES - GROUP 5

INSTRUCTION

0111000000000000

R0

R1

R2

R3

PC

CC

KEYBOARD

IR

11100000000000

MAR

0

MBR

0

MFR

MSR

Click for "How to run program 1"

Run Program 1

Click for "How to run program 2"

Run Program 2

See the sentences in the paragraph

INDEX REGISTERS

IX

X1

X2

X3

OPCODE:

011110

REGISTER

☒ R0

☐ R1

☐ R2

☐ R3

MEMORY ADDRESS

00000

PRINTER

TRAP - Trap to memory[0]:0  
The trap code is 0  
The address of the trap program starts from  
memory[memory[0] + trapcode]:0  
The trap program is executing...  
PC + 1 = memory[2] = 2

ADDING DATA TO MEMORY

ADDRESS

DATA

STORE

INDIRECT ADDRESSING

0

START

HALT

CLEAR

IPL

SINGLE STEP

INSTRUCTION

0000000000000000

R0

R1

R2

R3

PC

CC

KEYBOARD

IR

00000000000000

MAR

0

MBR

0

MFR

MSR

Click for "How to run program 1"

Run Program 1

Click for "How to run program 2"

Run Program 2

See the sentences in the paragraph

INDEX REGISTERS

IX

X1

X2

X3

OPCODE:

000000

REGISTER

☒ R0

☐ R1

☐ R2

☐ R3

MEMORY ADDRESS

00000

PRINTER

HALT - Machine is stopped

ADDING DATA TO MEMORY

ADDRESS

DATA

STORE

INDIRECT ADDRESSING

0

START

HALT

CLEAR

IPL

SINGLE STEP

## PROGRAM 2 IMPLEMENTATION

Program 2 is a program that reads a set of a paragraph of 6 sentences from a file into memory. It prints the sentences on the console printer. It then asks the user for a word. It searches the paragraph to see if it contains the word. If so, it prints out the word, the sentence number, and the word number in the sentence



### Register designations

// R0 - stores the current index which points to the reading character in the paragraph.  
// R1 - stores the current index which points to the reading character in the searching word.  
// R2 - Holds temporary value  
// R3 -

### Memory designations

// \$6 - Holds temporary value  
// \$7 - Holds the base address of the paragraph (\$1500), memory[7]=1500;  
// \$8 - Holds the base address of the searching word, memory[8]=300;  
// \$9 - sentence counter  
// \$10 - word counter

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5



The word stored in memory.


Case 1:	Word in the paragraph	[a space]am <span style="background-color: #ADD8E6;">arant</span> ✖	If the word does not end with a space, comma or period, the two words don't match.
	Searching word	[a space]am	
Case 2:	Word in the paragraph	[a space]am <span style="background-color: #ADD8E6;">[a space]</span> ✔	
	Searching word	[a space]am	

## PHASE 4 IMPLEMENTATION

### FLOATING POINT INSTRUCTIONS

In order to implement floating point instructions, we need two float registers FR0 and FR1. The register field in the 16-bit instruction denotes which floating register to use.

The content of float registers is binary value based on the below format:



In the 16-bit binary,

First bit denotes the sign of float value, second 8 bits denotes the exponent value and last 8 bits denotes the mantissa. Using sign, exponent and mantissa the actual float value can be evaluated.


- (1) The S bit (bit 0) is the sign of the entire floating-point number.
- (2) There are 7 bits for the exponent, and the first bit of the exponent is its sign bit. The exponent ranges from  $-63$  to  $64$ , e.g.,  $-2^6-1$  to  $2^6$ . We are using the complementary code to represent the exponent.  
If the value of the exponent number is positive,  $X_{com} = (X)_2$ ;  
If the value of the exponent number is negative,  $X_{com} = (X+2^7)_2$ ;
- (3) There 8 bits for the mantissa. For example, 10XXXXXX means 1.0XXXXXX; 01XXXXXX means 0.1XXXXXX.
- (4) The decimal number of the representation  $Deci = Mantissa * 2^{(Exponent)}$

There are seven floating point instructions implemented in the simulator, as follows:

#### 1. FADD:

OpCode	Instruction	Description
033	FADD fr, x, address[,l]	Floating Add Memory To Register $c(fr) \leftarrow c(fr) + c(EA)$ $c(fr) \leftarrow c(fr) + c(c(EA))$ , if l bit set fr must be 0 or 1. OVERFLOW may be set

# CS6461 - COMPUTER ARCHITECTURE PROJECT DESIGN NOTES - GROUP 5



INSTRUCTION

1000010000000011

R0

R1

R2

R3

PC

CC

KEYBOARD

Executing floating add operation  
Content of fr[0]:0000000101000000  
That is equivalent to:1.0  
C(EA):3  
After adding with c[EA]:  
Final binary result to be stored in floating register fr[0] is 4.0  
Binary equivalent:001110000000

IR

00010000000011

MAR

3

MBR

3

MFR

MSR

Click for "How to run program 1"

Run Program 1

Click for "How to run program 2"

Run Program 2

See the sentences in the paragraph

ADDING DATA TO MEMORY

ADDRESS

DATA

STORE

INDIRECT ADDRESSING

0

START

HALT

CLEAR

IPL

SINGLE STEP

INDEX REGISTERS

IX

X1

X2

X3

OPCODE:

100001

REGISTER

☒ R0 ☐ R1 ☐ R2 ☐ R3

MEMORY ADDRESS

00011

FLOATING REGISTER

F0

F1


PRINTER

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

2. FSUB:

c	Instruction	Description
034	FSUB fr, x, address[,I]	Floating Subtract Memory From Register $c(fr) \leftarrow c(fr) - c(EA)$ $c(fr) \leftarrow c(fr) - c(c(EA))$ , if I bit set fr must be 0 or 1 UNDERFLOW may be set

FSUB




The screenshot shows a simulation interface with the following components:


- INSTRUCTION:** 1000100000001000
- KEYBOARD:** Executing floating subtract operation  
Content of fr[0]: 0000001001000000  
That is equivalent to 2.0  
C(EA): 8  
After adding with c(EA):  
Final binary result to be stored in floating register fr[0] is -6.0  
Binary equivalent: 10011000000
- IR:** 00100000001000
- MAR:** 8
- MBR:** 8
- MFR:**
- MSR:**
- INDEX REGISTERS:** IX, X1, X2, X3
- PC:**
- CC:**
- OPCODE:** 100010
- REGISTER:** R0 (selected), R1, R2, R3
- MEMORY ADDRESS:** 01000
- FLOATING REGISTER:** F0, F1
- PRINTER:**
- ADDING DATA TO MEMORY:** ADDRESS, DATA, STORE button
- INDIRECT ADDRESSING:** 0
- Buttons:** Click for "How to run program 1", Run Program 1, Click for "How to run program 2", Run Program 2, See the sentences in the paragraph, START, HALT, CLEAR, IPL, SINGLE STEP

### 3. VADD

035	VADD fr, x, address[,I]	<p>Vector Add</p> <p>fr contains the length of the vectors</p> <p>c(EA) or c(c(EA)), if I bit set, is address of first vector</p> <p>c(EA+1) or c(c(EA+1)), if I bit set, is address of the second vector.</p> <p>Let <math>V_1</math> be vector at address; Let <math>V_2</math> be vector at address+1</p> <p>Then, <math>V_1[i] = V_1[i] + V_2[i]</math>, <math>i = 1, c(fr)</math>.</p>
-----	-------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



The above diagram shows the implementation of VADD in the simulator.







CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

#### 4. VSUB

036	VSUB fr, x, address[,l]	<p>Vector Subtract</p> <p>fr contains the length of the vectors</p> <p>c(EA) or c(c(EA)), if l bit set is address of first vector</p> <p>c(EA+1) or c(c(EA+1)), if l bit set is address of the second vector</p> <p>Let <math>V_1</math> be vector at address; Let <math>V_2</math> be vector at address+1</p> <p>Then, <math>V_1[i] = V_1[i] - V_2[i]</math>, <math>i = 1, c(fr)</math>.</p>
-----	-------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



The above diagram shows the implementation of VSUB in the simulator.



## 5. CNVRT

037	CNVRT r, x, address[,I]	Convert to Fixed/FloatingPoint: If F = 0, convert c(EA) to a fixed point number and store in r. If F = 1, convert c(EA) to a floating point number and store in FR0. The r register contains the value of F before the instruction is executed.
-----	----------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

This instruction is used to convert the value found at the EA to either a fixed-point number (when F=0) or a floating-point number (when F=1).

When F=1, the value found at c(EA) is converted to its binary equivalent in order to evaluate sign, exponent and mantissa. Using these values, the floating-point value can be calculated. This result will be stored in the floating register.

The screenshot displays a simulation window with the following components:

- INSTRUCTION:** A text box containing the binary value `1001010100001000`.
- KEYBOARD:** A text area showing the instruction's operation: "Converting c(EA) to floating point number", "c(EA): 8", "Sign: 0", "Exponent: 00000011", "Mantissa: 100000000", and "Floating point value stored in FR0: 000000011100000000".
- IR:** A text box showing the instruction register value `01010100001000`.
- MAR, MBR, MFR, MSR:** Registers with values `8`, `8`, an empty box, and an empty box respectively.
- INDEX REGISTERS:** IX, X1, X2, and X3 registers, all currently empty.
- PC, CC:** Program Counter and Condition Codes, both empty.
- OPCODE:** A text box showing the extracted opcode `100101`.
- REGISTER:** Radio buttons for R0, R1, R2, and R3. R0 is selected.
- MEMORY ADDRESS:** A text box showing `01000`.
- FLOATING REGISTER:** F0 and F1 registers, both empty.
- PRINTER:** A large empty text area for output.
- ADDING DATA TO MEMORY:** A section with "ADDRESS" and "DATA" text boxes, a "STORE" button, and an "INDIRECT ADDRESSING" checkbox (unchecked).
- Control Buttons:** A vertical stack of buttons including "Click for 'How to run program 1'", "Run Program 1", "Click for 'How to run program 2'", "Run Program 2", "See the sentences in the paragraph", "START", "HALT", "CLEAR", "IPL", and "SINGLE STEP".

When F=0, the value found at c(EA) is converted to a fixed-point number of the required base and stored in the register r.

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5

The screenshot shows a simulation window with the following components:

- INSTRUCTION:** A text box containing the binary instruction `1001010000001000`.
- KEYBOARD:** A large text area displaying the text: "Converting c(EA) to fixed point number", "c(EA): 8.0", and "c(EA) fixed-point value (scaling factor 10): 0.8".
- INDEX REGISTERS:** Fields for IX, X1, X2, and X3.
- REGISTER:** Radio buttons for selecting R0, R1, R2, or R3. R0 is currently selected.
- MEMORY ADDRESS:** A text box containing `01000`.
- FLOATING REGISTER:** Fields for F0 and F1.
- OPCODE:** A text box containing `100101`.
- IR (Instruction Register):** A text box containing `01010000001000`.
- MAR (Memory Address Register):** A text box containing `8`.
- MBR (Memory Buffer Register):** A text box containing `8`.
- MFR (Memory Floating Register):** An empty text box.
- MSR (Memory Status Register):** An empty text box.
- PRINTER:** A large empty text area for output.
- ADDING DATA TO MEMORY:** Fields for ADDRESS and DATA, with a **STORE** button.
- INDIRECT ADDRESSING:** A radio button labeled `0`.
- Control Buttons:** "Click for 'How to run program 1'", "Run Program 1", "Click for 'How to run program 2'", "Run Program 2", "See the sentences in the paragraph", "START", "HALT", "CLEAR", "IPL", and "SINGLE STEP".

## 6. LDFR


50	LDFR fr, x, address [,i]	Load Floating Register From Memory, fr = 0..1 $fr \leftarrow c(EA), c(EA+1)$ $fr \leftarrow c(c(EA), c(EA)+1)$ , if I bit set
----	--------------------------	-------------------------------------------------------------------------------------------------------------------------------------

In this instruction, the content of memory at EA and EA+1 are merged and stored in FR. Since FR is 16-bit long and can store the combined values.

Similarly, when I value is set i.e. I=1 the content of memory at c(EA) and c(EA+1) are merged and stored in FR.

The R field in the instruction denotes whether to use FR0 and FR1.

CS6461 - COMPUTER ARCHITECTURE  
PROJECT DESIGN NOTES - GROUP 5



INSTRUCTION

1100100000001000

R0

R1

R2

R3

PC

CC

INDEX REGISTERS

IX

X1

X2

X3

OPCODE:

REGISTER

☒ R0 ☐ R1 ☐ R2 ☐ R3

MEMORY ADDRESS

FLOATING REGISTER

F0

F1

KEYBOARD

Loading floating register from memory  
Value found at C(ea):100000000  
Value found at C(ea+1):100100000  
Value stored at FR[0]:100000000100100000

IR

MAR

MBR

MFR

MSR

Click for "How to run program 1"

Run Program 1

Click for "How to run program 2"

Run Program 2

See the sentences in the paragraph

ADDING DATA TO MEMORY

ADDRESS

DATA

STORE

INDIRECT ADDRESSING

START

HALT

CLEAR

IPL

SINGLE STEP

PRINTER

## 7. STFR

51	STFR fr, x, address [,i]	Store Floating Register To Memory, fr = 0..1 EA, EA+1 $\leftarrow$ c(fr) c(EA), c(EA)+1 $\leftarrow$ c(fr), if I-bit set
----	--------------------------	--------------------------------------------------------------------------------------------------------------------------------

In this instruction, the content of float register is stored into the memory address specified in the instruction. The I-bit denotes the location, i.e. if I=0 then, content of float register is stored in location EA and EA+1.

If I=1 then, content of the float register is stored in the address found at c(EA) and c(EA+1).



INSTRUCTION

1100110000001000

R0

R1

R2

R3

PC

CC

INDEX REGISTERS

IX

X1

X2

X3

OPCODE: 110011

REGISTER

☒ R0 ☐ R1 ☐ R2 ☐ R3

MEMORY ADDRESS

01000

FLOATING REGISTER

F0

F1

KEYBOARD

Storing floating register to memeory  
The content of floating register fr[0] is 0000001001000000  
The value stored at c[ea] (i.e. c[8]) is 2  
The value stored at c[ea+1] (i.e. c[9]) is 64

IR 00110000001000

MAR 8

MBR 8

MFR 8

MSR 8

Click for "How to run program 1"

Run Program 1

Click for "How to run program 2"

Run Program 2

See the sentences in the paragraph

ADDING DATA TO MEMORY

ADDRESS

DATA

STORE

INDIRECT ADDRESSING 0

START

HALT

CLEAR

IPL

SINGLE STEP

PRINTER