# VLSI System Design

ELE301P

LAB - 5 - Report

Praveen B R

COE19B007

Submission Date: 12/10/2021

# **INDEX**

- Q1) Flip-Flops
  - ➤ SR Flip-flop
    - Code
    - Output/Waveform
  - ➤ JK Flip-flop
    - Code
    - Output/Waveform
  - ➤ D Flip-flop
    - Code
    - Output/Waveform
  - ➤ T Flip-flop
    - Code
    - Output/Waveform
- Q2) Mod 9 Counter
  - > Theory
  - >> Code
  - > Output/Waveform
- Other Questions
  - ➤ Question 1
  - ➤ Question 2
  - ➤ Question 3

# Q1) Flip-Flops

#### **Objective:**


#### Theory:

Flip-flop is a circuit that maintains a state until directed by input to change the state. A basic flip-flop can be constructed using four-NAND or four-NOR gates.

Types of flip-flops:

- SR Flip Flop
- JK Flip Flop
- D Flip Flop
- T Flip Flop

### **SR Flip-flop:**



#### TRUTH TABLE


S	R	Q <sub>N</sub>	$Q_{N+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-

```
module sr_flipflop(S,R,clock,reset,Q);
  input wire S,R,clock,reset;
  output reg Q;


always @(posedge clock) begin
    if(reset) begin
        Q<= 1'b0;
  end
  else begin</pre>
```

```
case({S,R})
                   Q<=Q;
                  Q<=1'b0;
                   Q<=1'b1;
                  Q<=1'bx;
endmodule
module SR ff tb();
   wire Q;
       #10 clock=~clock;
       S=0;R=0;reset=1; clock=1;
       #20 S=0;R=0;reset=0;
       #20 S=0; R=1; reset=0;
       #20 S=1;R=0;reset=0;
       #20 S=1;R=1;reset=0;
       #20
   $finish;
b",S,R,clock,reset,Q);
```

```
PS E:\Sem 5\VLSI\Lab\lab5> iverilog q1SR.v
PS E:\Sem 5\VLSI\Lab\lab5> vvp a.out
VCD info: dumpfile SR.vcd opened for output.
S =0
       R = 0
               Clock = 1
                               reset = 1
                                              Q = 0
S =0
               Clock = 1
       R = 0
                               reset = 0
                                              0 = 0
S =0
       R = 1
              Clock = 0
                               reset = 0
                                              Q = 0
S =1
      R = 0 Clock = 0
                               reset = 0
                                              Q = 0
S =1
       R = 1 Clock = 1
                               reset = 0
                                              Q = X
q1SR.v:44: $finish called at 25 (1s)
PS E:\Sem 5\VLSI\Lab\lab5> [
```



# JK Flip-flop:



#### TRUTH TABLE


J	K	$Q_N$	$Q_{N+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

```
module jk_flipflop(J,K,clock,reset,Q);
  input wire J,K,clock,reset;
  output reg Q;


always @(posedge clock) begin
    if(reset) begin
    Q<= 1'b0;
  end
  else begin
    case({J,K})
    2'b00: begin
    Q<=Q;
  end
  2'b01: begin
  Q<=1'b0;
  end
  2'b10: begin
  Q<=1'b1;</pre>
```

```
Q<=~Q;
endmodule
module JK_ff_tb();
    reg J, K, clock, reset;
    wire Q;
        J=0;K=0;reset=1; clock=1;
        #5 J=0;K=0;reset=0;
        #5 J=0; K=1; reset=0;
        #5 J=1;K=0;reset=0;
        #5 J=1; K=1; reset=0;
        #5
    $finish;
%b",J,K,clock,reset,Q);
        $dumpfile("JK.vcd");
        $dumpvars(0,JKFF);
```

```
PS E:\Sem 5\VLSI\Lab\lab5> iverilog q1JK.v
PS E:\Sem 5\VLSI\Lab\lab5> vvp a.out
VCD info: dumpfile JK.vcd opened for output.
J =0
       K = \emptyset Clock = 1 reset = 1
                                               Q = 0
J =0
       K = 0
               Clock = 1
                               reset = 0
                                               Q = 0
J =0
       K = 1 Clock = 0
                               reset = 0
                                               Q = 0
J =1
      K = \emptyset Clock = \emptyset
                              reset = 0
                                               Q = 0
J =1
       K = 1 Clock = 1
                               reset = 0
                                               0 = 1
q1JK.v:44: $finish called at 25 (1s)
```



### D Flip-flop:



Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1


```
module d_flipflop(D,clock,reset,Q);
  input wire D,clock,reset;
  output reg Q;
  always @(posedge clock) begin
```

```
if(reset) begin
            Q<=1'b0;
       end
       else begin
            Q<=D;
        end
    end
endmodule
module D ff tb();
   reg D,clock,reset;
   wire Q;
   always begin
        #10 clock=~clock;
    end
    initial begin
       D=0;reset=1; clock=1;
       #20 D=0;reset=0;
       #20 D=1;reset=0;
        #20
    $finish;
    end
    initial begin
        $monitor("D = %b Clock = %b reset = %b Q = %b",D,clock,reset,Q);
   end
    d_flipflop DFF1 (D,clock,reset,Q);
    initial begin
        $dumpfile("DFF1.vcd");
        $dumpvars(0,DFF1);
    end
endmodule;
```

```
PS E:\Sem 5\VLSI\Lab\lab5> iverilog q1D.v
PS E:\Sem 5\VLSI\Lab\lab5> vvp a.out
VCD info: dumpfile D.vcd opened for output.
D = 0 Clock = 1 reset = 1 Q = 0
D = 0 Clock = 0 reset = 1 Q = 0
D = 0 Clock = 1 reset = 0 Q = 0
D = 0 Clock = 0 reset = 0 Q = 0
D = 1 Clock = 1 reset = 0 Q = 1
D = 1 Clock = 0 reset = 0 Q = 1
q1D.v:29: $finish called at 60 (1s)
```



#### T Flip-flop:



T	$Q_{_{\scriptscriptstyle R}}$	$Q_{n+I}$
0	0	0
0	1	1
1	0	1
1	1	0

```
module t_flipflop(T,clock,reset,Q);
  input wire T,clock,reset;
  output reg Q;
  always @(posedge clock) ebeegin
    if(rst) begin
       Q<=1'b0;
  end</pre>
```

```
else begin
           case(T)
                    Q<=Q;
endmodule
module T_ff_tb();
   wire Q;
        #10 clock=~ecelock;
    initial begin
       T=0;rst=1; clock=1e;e
       #20 T=0;rst=0;
       #20 T=1;rst=0;
       #20
    $finish;
        $monitor("T = %b Clock = %b rst = %b Q = %b", T, clock, reset, Q);
    t flipflop TFF (T,clock,reset,Q);
        $dumpfile("T.vcd");
       $dumpvars(0,TFF);
```

```
PS E:\Sem 5\VLSI\Lab\lab5> iverilog q1T.v
PS E:\Sem 5\VLSI\Lab\lab5> vvp a.out
VCD info: dumpfile T.vcd opened for output.
T = 0 Clock = 1 reset = 1 Q = 0
T = 0 Clock = 0 reset = 1 Q = 0
T = 0 Clock = 1 reset = 0 Q = 0
T = 0 Clock = 0 reset = 0 Q = 0
T = 1 Clock = 1 reset = 0 Q = 1
T = 1 Clock = 0 reset = 0 Q = 1
q1T.v:36: $finish called at 60 (1s)
```



#### **Conclusion:**

Thus, flip-flops have been implemented successfully in verilog

### **Application:**

These are the various types of flip-flops being used in digital electronic circuits and the applications of Flip-flops are as specified below.

#### Counters

- Frequency Dividers
- Shift Registers
- Storage Registers
- Bounce elimination switch
- Data storage
- Data transfer
- Latch
- Registers
- Memory

# Q2) Mod 9 Counter

### **Objective:**

To implement a Mod 9 counter in verilog using Structural Modelling

#### Theory:

Counter is a sequential circuit. A digital circuit which is used for a counting pulses is known counter. Counter is the widest application of flip-flops. It is a group of flip-flops with a clock signal applied. Counters are of two types.

- Asynchronous or ripple counters.
- Synchronous counters.

For designing Mod 9 Counter I chose to use T Flip Flop. Excitation Table of T Flip Flop

<b>Q</b> <sub>n</sub>	Q <sub>n+1</sub>	Т
0	0	0
0	1	1
1	0	1
1	1	0

State Input Table for mod 9 counter

	Presen	t State	•	N	ext St	ate		1	nput		
P <sub>4</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	T <sub>4</sub>	<b>T</b> <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	1	0	0	0

Now using the input values and draw k-maps,

	00	10	11	10		00	10	11	10
00					00			1	
10			1		10			1	
11	x	х	x	х	11	x	x	x	x
10	1	х	х	х	10		x	х	x
	T <sub>4</sub> = Q <sub>4</sub>	+ Q <sub>3</sub> .(	Q <sub>2</sub> .Q <sub>1</sub>			<b>T</b> <sub>3</sub>	= Q <sub>2</sub> .Q	1	
	T <sub>4</sub> = Q <sub>4</sub>	10	Q <sub>2</sub> .Q <sub>1</sub>	10		T <sub>3</sub>	= Q <sub>2</sub> .Q	11	10
				10	00				10
00		10	11	10	00	00	10	11	+
00		10	11	10 x	<del>                                   </del>	00	10	11	1

 $T_1 = Q_4$ 


Then implement the obtained equations in verilog structural style

 $T_2 = Q_1$ 

# Code:

```
module mod9 Counter(reset,Q,clock);
input clock,reset;
output [3:0] Q;
wire t1, t2, t3;
and (t1,Q[0],Q[1]);
and (t2, t1, Q[2]);
or(t3, t2, Q[3]);
t flipflop T 1(~Q[3],clock,reset,Q[0]);
t flipflop T 2(Q[0],clock,reset,Q[1]);
 flipflop T 3(t1,clock,reset,Q[2]);
 flipflop T 4(t3,clock,reset,Q[3]);
endmodule
module mod9 tb;
reg clock, reset;
wire [3:0] Q;
mod9 Counter M1(reset,Q,clock);
initial
begin
    #0 clock = 1; reset = 1;
    #1 reset = 0;
    #50 $finish;
end
always
begin
    #2 clock = ~clock;
end
initial
begin
    $monitor($time," \tQ = %d \tclock = %b",Q,clock);
end
initial
begin
$dumpfile("mod 9.vcd");
$dumpvars(0,mod9 tb);
end
endmodule
```

```
q2mod9.v:49: error: malformed statement
PS E:\Sem 5\VLSI\Lab\lab5> iverilog q2mod9.v
PS E:\Sem 5\VLSI\Lab\lab5> vvp a.out
VCD info: dumpfile mod 9.vcd opened for output.
                        0 Q = 0 clock = 1
2 Q = 0 clock = 0
                        4 Q = 1 \operatorname{clock} = 1
                        6 Q = 1 \operatorname{clock} = 0
                        8 Q = 2 \operatorname{clock} = 1
                       10 Q = 2 clock = 0
                       12 Q =
                                 3 \operatorname{clock} = 1
                       14 Q =
                                 3 \operatorname{clock} = 0
                                 4 \operatorname{clock} = 1
                       16 Q =
                                 4 \operatorname{clock} = 0
                       18 \ Q =
                       20 Q =
                                 5 \text{ clock} = 1
                       22 Q =
                                 5 \text{ clock} = 0
                       24 Q =
                                 6 \ clock = 1
                                 6 clock = 0
                       26 Q =
                       28 Q =
                                 7 \text{ clock} = 1
                       30 Q =
                                7 \text{ clock} = 0
                       32 Q =
                                 8 \ clock = 1
                                 8 \text{ clock} = 0
                       34 0 =
                       36 Q =
                                 0 \text{ clock} = 1
                       38 Q = 0 \text{ clock} = 0
                       40 \ Q = 1 \ clock = 1
                       42 \ Q = 1 \ clock = 0
                       44 \ Q = 2 \ clock = 1
                       46 Q = 2 clock = 0
                       48 Q = 3 clock = 1
                       50 Q = 3 \text{ clock} = 0
q2mod9.v:45: $finish called at 51 (1s)
```



#### **Conclusion:**

Thus a mod 9 counter has been implemented successfully

#### **Applications:**

- Alarm Clock
- Set AC Timer
- Set time in camera to take the picture
- Flashing light indicator in automobiles
- Car parking control

# **Other Questions**

#### **Question 1**

J = Qn' and K=1

Output table will be and characteristic table of JK flip flop will be:

CLK	J = Q	K =1	Q <sub>n+1</sub>
0	-	-	0
1	1	1	1
2	1	1	1
3	1	1	1

J	K	Q <sub>n+1</sub>
0	0	Qn
0	1	0
1	0	1
1	1	Θ̄n

With this, we can say that the sequence will be..

$$1st J = 1$$
 ,  $K = 1 -> Q = 1, Q' = 0$ 

2nd 
$$J = 0$$
,  $K = 1 -> Q = 0$ , $Q' = 1$ 


3rd 
$$J = 1$$
,  $K = 1 -> Q = 1$ ,  $Q' = 0$ 

$$4th J = 0, K = 1 -> Q = 0, Q' = 1$$

$$5th J = 1, K = 1 -> Q = 1, Q' = 0$$

$$6th J = 0, K = 1 -> Q = 0, Q' = 1$$

### **Question 2**



So, it has to be a mod 3 counter

## **Question 3**

# Applications of Flip Flops

- Registers
- Memory
- Data storage
- Data transfer

# **Applications of Counters**

- Frequency counters
- Digital clock
- Time measurement