# VLSI System Design

ELE301P

LAB - 6 - Report

Praveen B R

COE19B007

Submission Date: 20/10/2021

# **INDEX**

- Q1) Finite State Machine
  - ➤ Objective
  - > Overlapping sequences are allowed
    - Theory
    - Code
    - Output/Waveform
  - ➤ Overlapping sequences are not allowed
    - Theory
    - Code
    - Output/Waveform
  - ➤ Conclusion

# Miscellaneous Questions

- ➤ Question 1
- ➤ Question 2
- ➤ Question 3

# Q1) Finite State Machine


## **Objective:**

To implement a finite state machine (FSM) that recognizes two specific sequences of applied input symbols, namely four consecutive 1s or four consecutive 0s. There is an input w and an output z. Whenever w = 1 or w = 0 for four consecutive clock pulses the value of z has to be 1; otherwise, z = 0.

#### **Overlapping Sequences are allowed:**

#### Theory

Overlapping sequences are allowed, so that if w = 1 for five consecutive clock pulses the output z will be equal to 1 after the fourth and fifth pulses.



Finite state diagram

#### Code

```
S2 = 4'b0110,
             S3 = 4'b0111,
             S4 = 4'b1000,
             S6 = 4'b0010,
             S7 = 4'b0011,
              S8 = 4'b0100 ;
   always @(posedge clk , negedge rst)
       if(rst == 1'b0)
            state = S0;
           next state = S0;
           case(state)
               S0 : if(w) next state = S1 ; else next state = S5;
               S6 : if(w) next state = S1 ; else next state = S7;
               S8 : if(w) next state = S1 ; else next state = S8;
               S2 : if(w) next state = S3 ; else next state = S5;
               S3 : if(w) next state = S4 ; else next state = S5;
           state <= next state;</pre>
endmodule
module Sequence Detector(z,w,clk,rst);
```

```
wire a3,a2,a1,a0;
    wire p,q;
    Flip Flop FF1(A,w,clk,rst);
    xor X1(a3,A[3],1'b1);
    xor X2(a2,A[2],1'b1);
    xor X3(a1,A[1],1'b1);
    xor X4(a0,A[0],1'b1);
    and A1(p, A[3], a2, a1, a0);
    and A2(q,a3,A[2],a1,a0);
    or 01(z,p,q);
endmodule
module q1a tb();
    reg w,clk,rst;
         clk = 1'b0;
              rst = 1'b0;
              #10 \text{ rst} = 1'b1 ; w = 1'b1;
              #10 \text{ rst} = 1'b1 ; w = 1'b1;
              #10 \text{ rst} = 1'b1 ; w = 1'b1;
              #10 \text{ rst} = 1'b1 ; w = 1'b1;
              #10 \text{ rst} = 1'b1 ; w = 1'b1;
              #10 \text{ rst} = 1'b1 ; w = 1'b0;
              #10 \text{ rst} = 1'b1 ; w = 1'b0;
              #10 \text{ rst} = 1'b1 ; w = 1'b0;
              #10 \text{ rst} = 1'b1 ; w = 1'b0;
              #10 \text{ rst} = 1'b1 ; w = 1'b0;
              #10 \text{ rst} = 1'b1 ; w = 1'b1;
```

```
#10 \text{ rst} = 1'b1 ; w = 1'b1;
             #10 \text{ rst} = 1'b1 ; w = 1'b1;
             #10 \text{ rst} = 1'b1 ; w = 1'b1;
             #10 \text{ rst} = 1'b1 ; w = 1'b1;
             #10 \text{ rst} = 1'b1 ; w = 1'b1;
             #10 \text{ rst} = 1'b1 ; w = 1'b1;
             #10 \text{ rst} = 1'b1 ; w = 1'b0;
             #10 \text{ rst} = 1'b1 ; w = 1'b0;
             \#10 \ $display("%d : z = %b , w = %b , clk = %b , rst = %b
,$time,z,w,clk,rst);
        #220 $finish;
        $dumpfile("q1a.vcd");
        $dumpvars(0,q1a_tb);
```


# Output/Waveform



# **Overlapping Sequences are not allowed:**

# **Theory**

Overlapping sequences are not allowed, so that if w = 1 for five consecutive clock pulses the output z will be equal to 1 and 0 after the fourth and fifth pulses respectively.



Finite State Diagram

#### Code


```
S4 = 4'b1000,
          S6 = 4'b0010,
          88 = 4'b0100;
always @(posedge clk , negedge rst)
    if(rst == 1'b0)
        state <= S0;
        state <= next state;</pre>
always @(state,w)
   case(state)
        S0 : if(w) next state = S1; else next state = S5;
        S2 : if(w) next state = S3; else next state = S5;
        S4 : if(w) next state = S1; else next state = S0;
        S6 : if(w) next state = S1; else next state = S7;
        S8 : if(w) next state = S1; else next state = S0;
always @(state,w)
   case(state)
        S0, S1, S2, S4, S5, S6, S8 : z = 1'b0;
```

```
module q1b tb();
    reg w,clk,rst;
         clk = 1'b0;
         forever #5 clk = ~clk;
              rst = 1'b0;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b0;
         #10 \text{ rst} = 1'b1 ; w = 1'b0;
         #10 \text{ rst} = 1'b1 ; w = 1'b0;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 rst = 1'b1; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b1;
         #10 \text{ rst} = 1'b1 ; w = 1'b0;
```

```
#10 $display("%d : z = %b , w = %b , clk = %b , rst = %b
",$time,z,w,clk,rst);
end

initial begin
    #200 $finish;
end
initial
begin
    $dumpfile("qlb.vcd");
    $dumpvars(0,qlb_tb);
end
endmodule
```

## Output/Waveform




## **Conclusion:**


Thus, Finite State Machines have been successfully implemented in verilog such that it recognizes two specific sequences of applied input symbols, namely four consecutive 1s or four consecutive 0s. There is an input w and an output z. Whenever w = 1 or w = 0 for four consecutive clock pulses the value of z has to be 1; otherwise, z = 0.

# Miscellaneous Questions


# **Question 1 State Diagram for the above problem statement** Overlapping:



# Non-Overlapping:



#### Question 2



#### a) What is the type of FSM used in the above state diagram?

Moore Type


Reason:

Clearly, outputs of the FSM are given **inside** the states so we can say that it only depends on the current state. So the given FSM is of Moore type.

## b) Find the sequence for which we will get outputs.

The given FSM would give high for the input strings **ending with 01** So, to get a high output, inputs can be 01,001,101,0001,0101,1001,1101,... and so on. Rest all inputs would give a low output.

#### **Question 3**



## a) What is the type of FSM used in the following state diagram?

Mealy Type

Reason:

Clearly, outputs of the FSM are given **outside** the states so we can say that it depends on the current state and input. So the given FSM is of Mealy type.

#### b) Find the sequence for which we will get outputs.

The given FSM would give high for the input strings **ending with 01** So, to get a high output, inputs can be 01,001,101,0001,0101,1001,1101,... and so on. Rest all inputs would give a low output.