AM625 / AM623 Starter Kit SK (EVM) WITH TPS6521904 PMIC TABLE OF CONTENTS

Revision Number

0.12

VFR

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM FOR AM625 / AM623 STARTER KIT SK (EVM)
0 4	BLOCK DIAGRAM XDS110 DEBUGGER
05	POWER ARCHITECTURE BLOCK DIAGRAM
06	POWER-UP AND POWER-DOWN SEQUENCE
07	I2C TREE
0.8	GPIO MAPPING TABLE
09	USB TYPE-C PD CONTROLLER AND POWER SUPPLY
10	PERIPHERAL POWER SUPPLIES-1
11	PERIPHERAL POWER SUPPLIES-2
12	SOC POWER SUPPLIES - USING PMIC
13	SOC SUPPLY RAILS CURRENT MONITORING
14	SOC SUPPLY RAILS AND POWER SUPPLIES
15	CAPS FOR SOC POWER SUPPLIES AND SOC GROUND VSS
16	SOC DDRSS AND DDR4 MEMORY DEVICE INTERFACE
17	M.2 INTERFACE AND CONNECTOR
18	SOC MMC0.2 INTERFACE AND eMMC FLASH + RESET
19	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC AND DATA INTERFACE
20	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
21	BOARD ID EEPROM & DIGITAL TEMPERATURE SENSORS
22	CPSW3G RGMII_1 ETHERNET PHY

PAGE	CONTENTS
23	CPSW3G RGMII_2 ETHERNET PHY
2 4	SOC MAC INTRFACE, SOC AND ETHERNET PHYS CLOCK BUFFER, LED DRIVER
25	TEST AUTOMATION
26	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS & DIP SWITCHES
27	XDS110 DEBUGGER
28	AUTOMATION SIGNALS BUFFER
29	SOC JTAG INTERFACE AND JTAG BUFFERS
30	JTAG 20 PIN cTI CONNECTOR AND BUFFERS
31	FT4232 UART TO USB BRIDGE
32	SOC LFOSCO AND SOC BOOTMODE INPUT PINS, PRU HEADER
33	USER EXPANSION CONNECTOR
3 4	SOC-MCU DOMAIN IO, OSCO AND SOC-MCU IO HEADER
35	USBO TYPE-C DRP
36	SOC USB INTERFACE, USB1 TYPE-A CONNECTOR, VBUS DIVIDER & POWER SWITCH
37	SOC OLDI INTERFACE, LCD CONNECTOR AND SOC UART1 FET SWITCH & BUFFER
38	SOC CSI INTERFACE AND CAMERA CONNECTOR
39	IO EXPANDER AND MCASP1 FET SWITCH & BUFFER
40	AUDIO CODEC
41	SOC DPI INTERFACE, DPI TO HDMI TRANSMITTER INTERFACE
42	SOC RESET AND IOS, AND EXTERNAL LVCMOS CLOCK (OSCILLATOR)
43	SOC PUSH BUTTON RESET INPUTS, DEBOUNCE LOGIC FOR RC RESET
4 4	ASSEMBLY NOTES AND MOUNTING HARDWARE

D-Note :-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

R-Note:-

- * Verify the DNI components configuration with respect to the SK schematics (Use PDF) after completion of board design before board assembly
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

Hardware Design Guide :
https://www.ti.com/lit/an/sprad05b/sprad05b.pdf

Schematic Design and Review Checklist :
https://www.ti.com/lit/an/sprad21d/sprad21d.pdf

PMIC Power Solutions application note :
https://www.ti.com/lit/an/slvafd0b/slvafd0b.pdf

DDR Board Design and Layout Guidelines :
https://www.ti.com/lit/an/sprad06/sprad06.pdf

SKs (Starter Kits) for reference :
SK-AM62B, SK-AM62B-P1, SK-AM62-LP, SK-AM62A-LP, SK-AM62P-LP

Designed for TI by Mistral Solutions Pvt Ltd





Title	TABLE OF CONTENTS					
Size						Rev
С	PROC142A1(002)					A1
Date:	Monday, May 27, 2024	Sheet	1	of	44	

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	29 AUG 2022	Drafted from PROC142E1 Schematics. R651 value changed to 1K. DNI'd R618 and R676.Changed the I2C buffer parts to TCA9517DR. Changed the part SN74AVC4T245RSVR to SN74AVC4T245DGVR	Mistral Design Team		
0.02	08 SEP 2022	Added the second GPIO Expander U110 Part# TCA6408ARGTR	Mistral Design Team		
0.03	21 SEP 2022	Changed the Current monitors Res Filter values from 10E to 0E to the Sense pins.	Mistral Design Team		
0.04	19 OCT 2022	Added Testpoint to TEMP_DIODE_P pin of SoC. Changed the GPIO_OLDI_RSTn net name to GPIO_TS_RSTn.	Mistral Design Team		
0.05	24 OCT 2022	Changed the PMIC part from TPS6521903RHBR to TPS6521904RHBR. Mounted R699 and DNI'd R123. DNI'd the current monitor section of U36	Mistral Design Team		
0.06	3 Nov 2022	Changed the DDR4 part from MT40A1G16KD-062E IT:E to MT40A1G16TB-062E IT:F. Changed the eMMC part from MTFC16GAPALBH-IT to MTFC32GAZAQHD-IT.	Mistral Design Team		
0.07	15 Nov 2022	Removed the PMIC_STBY connection from SOC to PMIC.	Mistral Design Team		
0.08	22 Nov 2022	Added 2x 47uF on VCC_5V0. DNI'd C432, C433(10uF) and changed C415 to 4.7uF. Added 22pF CAP across R108	Mistral Design Team		
0.09	1 Dec 2022	Removed MMC2 connector section (J18) and associated resistors	Mistral Design Team		
0.10	11 APR 2023	Changed the HDMI external swing resistance to 7.5K. Added Standoff,Screw & Washer for M.2 connector. DNI'd R650 on SoC_USB1_DRVVBUS	Mistral Design Team		
0.11	16 MAY 2023	Depopulated Pull up of SOC_WLAN_IRQ_1V8 (R6)	Mistral Design Team		
0.12	27 MAY 2024	Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes Moved to DNI: R222, R650, C305, C303, C156, Q2, Y4 Moved to Mount: R319, R309, R318, R310, R306, R307, R308, R303, R538, R572 C86 - 1uF changed to 2.2uF; C60 - 4.7uF changed to 1uF; C46 - 0.1uF changed to 4.7uF; C47,C387,C194,C12 - 1uF changed to 0.1uF; C77, C33 - 4.7uF changed to 10uF; C75,C79 - 9pF changed to 18pF; C391,C14,C193 - 2.2uF changed to 1uF R651 - 1K 0.1% changed to Std 1K; R404,R408 - 1K 0.1% changed to 1K 1%; R89,R353,R354,R301,R302 - 22E_1% changed to 0E; R12,R333,R398 - 49.9K_1% changed to Std 10K; R393,R475 - 10K_1% changed to Std 10K; R315 - 100K changed to 10k; R56 - 0E changed to Std 22E.	Mistral Design Team		

LINKS TO KEY FAQs


https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1183910/faq-am625-custom-board-hardware-design-collaterals-to-get-started

 $\verb|https://e2e.ti.com/support/processors-group/processors-forum/1184006/faq-am623-custom-board-hardware-design-collaterals-to-get-started| | the following continuous and the following conti$


https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design-collaterals-for-reference-during-schematic-design-and-schematics-review

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1280721/faq-am625-am625-am625-q1-am620-q1-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-starter-kit

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1332316/faq-am625-am623-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62b-p1-schematics




BLOCK DIAGRAM



BLOCK DIAGRAM_XDS110


D-Note:-


Please follow SK-AM62P-LP implementations for latest updates on XDS110



POWER BLOCK DIAGRAM C1 USBP/C1 USBM **Test Automation** PP_HV1 VMAIN=15V/3A 50mA Header VCC_5V0 USB Type-A **PD Controller** 500mA **TPS65988** Conn 55mA HDMI ESD Type A Conn 155mA **USER Expansion** Connector TPS65219x DVDD3V3(VDDSHVx), VDDSHV_MCU Data role - HOST Power role - DRP BUCK2(2A) 995mA DVDD1V8(VDDSHVy) LDO1(400mA) BUCK3(2A) 936mA VDD_CORE(0.85V) VDDR_CORE 2.7A AM62x SOC LDO4(300mA) EXTINTn **POWER UP SEQUENCE** SCL/SDA SOC_I2CO_SCL/SOC_I2CO_SDA RESETSTATZ VSEL_SD/VSEL_DDR **Clock Buffer Audio Codec** OSPI S28HS512TGABHM010 eMINIC 140mA MTFC16GAPALBH-AAT Module SD Card DDR4 MT40A1G16TB-062E:F 33mA **Ethernet PHY** DP83867 **HDMI Txr** SIL9022 Board ID EEPROM AT24CM01 **Current Monitors** INA226AIDGSR CSI Connector PRU Header MCU Header Miscellaneous POWER BLOCK DIAGRAM Designed for TI by Mistral Solutions Pvt Ltd TEXAS INSTRUMENTS Rev MISTRAL PROC142A1(002) A1 Monday, May 27, 2024 Sheet 5 of 44

POWER SEQUENCE






GPIO MAPPING TABLE


SL NO.	GPIO DESCRIPTION	GPIO NETNAME	Functionality	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	SoC_WLAN_EN_1V8	ENABLE	GPI00_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	SoC_WLAN_IRQ_1V8	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC_3V3	ENABLE	MCU_GPIO0_1	MCU_SPI0_CS0	OUTPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt PRU Connector Interrupt PMIC INTn	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPIO_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMC0_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
9	IO Expander Interrupt TEST GPIO1 from Test Automation Connector/ User Interrupt Push Button	MCU_GPIO0_15	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	SoC_DVDD3V3
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
				IO EXPAN	DER - 01					
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P01		ОИТРИТ	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER -P03		ОИТРИТ	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		ОИТРИТ	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		ОИТРИТ	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	RPI_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	M.2 Connector Alert	WLAN_ALERT_3V3	ALERT	IO EXPANDER – P10		ОИТРИТ	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	M.2 Connector WAKEUP	BT_UART_WAKE_SOC_3V3	WAKEUP	IO EXPANDER – P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	SOC UART1 Mux Select	UART1_MUX_SEL	SELECT	IO EXPANDER - P12		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		ОИТРИТ	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSI0 GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSI0 GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19		AUD_BUF_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20] [WL_BUF_EN	ENABLE	IO EXPANDER - P23		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
21	MCASP2 Enable and Direction Control	AUD_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P24		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
22		WL_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P25		ОИТРИТ	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		ОИТРИТ	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
				IO EXPAN	DER - 02					
1	M.2 Connector SDIO Reset Control GPIO	WLAN_SDIO_RST_3V3	RESET	IO EXPANDER – PO		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	OLDI Display Reset control	GPIO_TS_RSTn	RESET	IO EXPANDER – P1		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER – P2		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER – P3		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3


esigned for TI by Mistral Solutions Pvt Ltd		Title	GPIO MAPPING TABLE					
Texas	0						ſ	Rev
INSTRUMENTS	MISTRAL	С	PROC142A1(002)					A1
		Date:	Monday, May 27, 2024	Sheet	8	of	44	

Jis	Texas	
	-	



PERIPHERAL POWER SUPPLIES - 1





Designed for TI by Mistral Solutions Pvt Ltd


Title PERIPHERAL POWER SUPPLY -1

Size C Variant Name = PROC142A1(002)


A1


Date: Monday, May 27, 2024 Sheet 10 of 44

PERIPHERAL POWER SUPPLIES - 2



PERIPHERAL SUPPLY - ETHERNET PHY






D-Note :-Given the transient current requirement during eFuse programming, using load switch or FET switch may not be a recommended approach, It is recommended to use an LDO. A load or FET switch is likely to have too much voltage drop that can't be compensated like when using an LDO.

Designed for TI by Mistral Solutions Pvt Ltd

Title PERIPHERAL POWER SUPPLY-2


Size C PROC142A1(002) Rev
A1


Date: Monday, May 27, 2024 Sheet 11 of 44





CURRENT MONITORING DEVICES


 $\textbf{D-Note:-} \begin{tabular}{ll} \textbf{Note the supply rail name change across the shunt when optimizing the design (Deleting the current sense resistor) \\ \end{tabular}$















D-Note :RES Option to short VDD_CORE and VDDR_CORE rails when both are 0.85V(Both should be generated from the same source)




CORE SUPPLY	ARRAY CORE SUPPLY	Assembly
0.75 VDD_CORE	0.85 VDDR_CORE	DNI R699 and Mount R123
0.85 VDD_CORE	0.85 VDDR_CORE	DNI R123 and Mount R699

INA I2C SLAVE ADDRESS										
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)								
VCC_CORE	VDD_CORE	40								
VCC_3V3_SYS	SoC_DVDD3V3	4 C								
VCC_1V8	SoC_DVDD1V8	45								
VDDA1V8	VDDA_1V8	4 D								
VCC1V2_DDR	VDD_DDR4	47								


Designed for TI by Mistral Solutions Pvt Ltd		Title	C	CURRENT MONITORING DEVICES					
TEXAS	1-	Size		PROC142A1(002)				Rev	1
INSTRUMENTS	MISTRAL	C		Monday, May 27, 2024	Sheet	13	of	A1	41




SOC POWER SUPPLIES - DECAPS



CAD Note:- Place 0.1 uF caps near to SoC pins





CAD Note: - Place 0.1 uF caps near to SoC pins




CAD Note: - Place 0.1 uF caps near to SoC pins


SOC VSS










CAD Note:- Place 0.1 uF caps near to SoC pins



SOC DDR4 INTERFACE | U123 | U124 | U125 | U126 | DDR PwrGrp:VDDS_DDR, VDDS_DDR_C DDR0_DQS0 DDR0_DQS0_N R-Note :-Verify need to connect DDRO_BG1 for memory expansion DDR_UDQS_P VDD_DDR4 RSVD4 RSVD5 DDR0_CK0 DDR0_CK0_N DDR_CKE DDR RESET# DDR_CSn R-Note :-Verify need to connect these NC pins for memory expansion R120 DDR_ODT R-Note :-Pulldown is populated DDR0_ODT0 DDR0_ODT1 2.2K DDR_ACTn DDR0_ACT_N DDR_ALERTn DDR0_ALERT_N DĞND 240E 1% DDR0_CAL0 DDR_A15_CAS DDR0 CAS N DDR_PARITY DDR0_PAR DDR_A16_RAS DDR_RESET# DDR_A14_WEn








D-Note :-Add a series resistor to the GPIO input for isolation or testing Refer SK-AM62P-LP schematics

[12,19,20,22,23,26,32,33,37,39,40,41,42] RESETSTATz

[39] GPIO_eMMC_RSTn>>

eMMC FLASH



D-Note:The GPIO reset option makes it possible for software to reset the attached device (eMMC or OSPI or SD card or OLDI or EPHY) without resetting the entire processor if there is a case where the peripheral becomes unresponsive.

D-Note:You could eliminate the GPIO option and only use
the reset output (Warm or Cold), where software
forces a warm reset if the peripheral becomes
unresponsive. However, this will reset the
entire device rather than trying to recover the
specific peripheral without resetting the entire

D-Note :In case ANDing logic is not used and the processor Main Domain warm reset status output (RESETSTAT2) is used to reset the attached device, ensure the IO voltage level of the attached device matches the RESETSTAT2 IO voltage level. A level translator is recommended to match the IO voltage level.A resistor divider could be used alternatively, provided optimum impedance value of the resistor divider is selected.If too high the rise/fall time of the eMMC reset input could be slow and introduce too much delay. If too low it will cause the AM62x to source too much steady-state current during normal operation.

**SN74LVC1G08DBVRE4*

DGND

D-Note :ANDing logic additionally performs level translation Verify the Reset IO level compatibility before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation

eMMC FLASH RESET

DGND

R427


10K

Designed for TI by Mistral Solutions Pvt Ltd





SD CARD INTERFACE




Designed for TI by Mistral Solutions Pvt Ltd

Title SD CARD INTERFACE


Size PROC142A1(002) Rev
A1

Date: Monday, May 27, 2024 Sheet 19 of 44




OSPI FLASH RESET

OSPI NOR Flash can be replaced with the Footprint compatible OCTAL NAND Flash (Mfr Part# W35N01JWTBAG)




OSPI INTERFACE Designed for TI by Mistral Solutions Pvt Ltd TEXAS INSTRUMENTS MISTRAL Rev PROC142A1(002) A1 Monday, May 27, 2024 Sheet 20 of 44


BOARD ID EEPROM



DIGITAL TEMPERATURE SENSORS



CAD NOTE: PLACE TEMP SENSOR CLOSE TO SoC





CAD NOTE: PLACE TEMP SENSOR CLOSE TO DDR4

> TEXAS INSTRUMENTS


Designed for TI by Mistral Solutions Pvt Ltd

MISTRAL






SOC MAC INTERFACE



D-Note :-Add series resistors 22 R on the Ethernet interface TX (TDx) signals near to the SoC

CLOCK BUFFER FOR SOC AND ETHERNET PHYS VCC.1V8 VCC.1V8 VCC.1V8 VCC.1V8 VCC.1V8 CLKBUF VCC.1V8 CLKBUF P-Note:C and R must be DNI. C amplitude and board performance. D-Note:C and R must be DNI. D-Note:D-Note:C and R must be DNI. D-Note:

LED DRIVER



Designed for TI by Mistral Solutions Pvt Ltd


Title ETHERNET PHY CLOCK BUFFER & LED DRIVER


Size C PROC142A1(002) Rev
A1

Date: Monday, May 27, 2024 Sheet 24 of 44

40-PIN TEST AUTOMATION HEADER

12C BUS BUFFER





CON_FLEX_40X1_FH12A-40S-0.5SH

Silk: AUTOMATION HDR

TEST AUTOMATION GPIO MAPPING


SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on MCU_GPI00_15 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to a Testpoint	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd


Title TEST AUTOMATION

Size C PROC142A1(002) Rev A1


Date: Monday, May 27, 2024 Sheet 25 of 44




BOOT MODE BUFFERS




BOOTMODE CONFIGURATION RESISTORS AND BOOTMODE SWITCHES







I2C_TA BUS BUFFER


BOOTMODE_I2C_TA BUFFER





ISOLATION BUFFERS FOR TA SIGNALS





Designed for TI by Mistral Solutions Pvt Ltd






 Title
 AUTOMATION SIGNALS BUFFER


 Size
 PROC142A1(002)
 Rev


 C
 A1


 Date:
 Monday, May 27, 2024
 Sheet 28 of 44




BUFFER XDS110









cTI20 JTAG BUFFERS





CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.




Designed for TI by Mistral Solutions Pvt Ltd


Title JTAG BUFFER


Size C PROC142A1(002) Rev A1


Date: Monday, May 27, 2024 Sheet 29 of 44


JTAG 20 PIN cTI CONNECTOR














PRU HEADER







D-Note:- Processor IOs connected to PRU Header are not fail-safe. No external input shall be driven when Starter Kit is not powered-up.



D-Note :- SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO



D-Note:- Expansion boards should take care of the null modem connectivity for the UART signals (cross-over of Rx and Tx)



LOAD SWITCHES FOR USER EXPANSION CONNECTOR VCC_3V3_SYS VCC_5V0 VCC_5V0 DGND VCC_5V0 DGND VCC_5V0 VCC_5V0 VCC_5V0 VCC_5V0 VCC_5V0 VCC_5V0 VCC_5V0 VCC_5V0 DGND VCC_5V0 VCC_5V0


R-NOTE:-


AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector


User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.


5V supply of User Expansion Connector is limited to sourcing 155mA max.


3V3 supply of User Expansion Connector is limited to sourcing 500mA max.





















USBO TYPE-C DRP










Designed for TI by Mistral Solutions Pvt Ltd






USB1 - USB 2.0 TYPE-A




D-Note:- VBUS connection is optional for Host configuration

D-Note:- Refer USB VBUS Design Guidelines section of SoC data sheet



D-Note:- Refer USB VBUS Design Guidelines section of SoC data sheet



Designed for TI by Mistral Solutions Pvt Ltd

Title USB1 TYPE-A


Size PROC142A1(002) Rev A1


Date: Monday, May 27, 2024 Sheet 36 of 44

120E

LVDS_SHIELD

OLDI DISPLAY INTERFACE






Rev

A1

Sheet 37 of 44



TEXAS INSTRUMENTS


MISTRAL

PROC142A1(002)


Monday, May 27, 2024


CSI INTERFACE

CSI CAMERA HEADER




R-Note :-Based on End product requirement, interface the CSI signals to respective attach devices






	Designed for TI by Mistral Solutions Pvt Ltd		Title	CSI INTERFACE & USER TEST LEDS	i			
TEXAS		n	Size C	PROC142A1(002)				Re A1
INSTRUMENTS	INSTRUMENTS	MISTRAL	Date:	Monday, May 27, 2024	Sheet	38	of	44


IO EXPANDERS





IO_EXP1_INTn

MCASP1 FET SWITCH & BUFFER



OEn	SEL	INPUT/OUTPUT An	
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI

Title IO EXPANDER

PROC142A1(002)

Monday, May 27, 2024


MISTRAL

Rev


A1


Sheet 39 of 44


AUDIO CODEC



























D-Note :-Open drain output type IO EXTINTn has slew rate limit specified when pulled to 3.3V supply. Add an RC at the input. Refer TMDS64EVM.



D-Note :-Pull-down resistor on PORZ OUT and RESETSTATZ is provided to hold the attached device in reset condition during SOC reset and power-up







EXTERNAL RESET INPUT AND SCHMITT TRIGGER DEBOUNCE LOGIC

DEBOUNCE CIRCUIT

R572 10K

RESET

PROC142A1(002)

Monday, May 27, 2024

Rev

A1

Sheet 43 of 44


Designed for TI by Mistral Solutions Pvt Ltd


MISTRAL

TEXAS INSTRUMENTS

->> MCU RESETZ [42]

SoC_WARM_RESETZ [42]





MOUNTING HARDWARE


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification
- 7. The assembled board are wrapped in ESD Covers(individual) and


packed securely before shipment.














R-Note:Refer STRAP CONFIGURATION OF ETHERNET PHYS
page from SK-AM64B schematics

