

## **Contents**

### **1. Introduction**

- FPGA
- UART

### **2. Method**

- Receiving Part
- Testbench
- Transmitter

### **3. Reference**

### **4. Appendices**

- Appendix 1 - RTL Code
- Appendix 2 - Testbench for UART
- Appendix 3 - Timing Diagram
- Appendix 4 - Results

## 1. Introduction

**UART** stands for *U*niversal *S*ynchronous *R*ceiver *T*ransmitter. Data can be sent by itself or along with a clock as in synchronous data transmission. Here we do not send a clock, data travels by itself and therefore it is known as Asynchronous.

UART is also commonly known by some other names like:

- Universal Asynchronous Transmitter
- Serial port
- COM port
- RS-232 Interface

UART is one of the simplest ways of connecting the FPGA to a computer using a transmitting and receiving module to send commands to the FPGA and vice-versa.

In this assignment we have implemented UART on an FPGA to transfer between a computer and an FPGA.

Software and Hardware used in this assignment:

1. **'Quartus' 2 web edition version 13.0** – for compiling the RTL code and implementation of the data Transmission
2. Altera DE2-115 Education and Development board with Cyclone IV FPGA device used.

## **FPGA**

**FPGA** stands for *F*ield *P*rogrammable *G*ate *A*rray.

It is a very powerful Device used to manipulate digital electronic circuits.

It has millions of logic ICs arranged in a grid pattern, where the connections between them can be changed according to the requirements very easily using programming. We can program them to do almost any digital function.

The FPGA board that was used has a chip manufactured by Altera along with other peripheral devices.

To design the connections between the ICs instructions must be given from the computer, so UART interface is used for the communication purpose.

## **UART**

UART send out **8** bits of data at a time over a single wire. Since it is Asynchronous it does not forward a clock along with the data.

UART can be implemented in the following ways:

1. Half duplex – the two transmitters share the same line
2. Full duplex - the two transmitters have dedicated transmission lines

The following parameters can be set by the user and need to be the same for the transmitter and the receiver.

- **Baud rate** – the rate at which serial data is sent(e.g. **9600** bits/sec ,19200 bits/sec,115200 bits/sec, others)
- **No of Data bits** – usually **8**
- **Parity bit** – can be on/off (if On, the parity bit is appended to the 8 data bits)
- **Stop Bits(0,1,2)** – usually set to 1
- **Flow Control** (None, On, Hardware) - Not used much, mostly set to 'none'.


To recover data correctly it must be sampled, because a clock is not sent along with the data of asynchronous interfaces. Moreover, data sampling rate must be eight times faster than the rate of the data bits. Hence faster sampling clock can be used.

## 2. Method

To receive data correctly, the transmitter and receiver must agree on the Baud Rate. The code given in the appendix a parameter in Verilog determines how many clock cycles per bit which implies the Baud rate.

### Receiving part of FPGA

The FPGA samples the line continuously. When it sees a line transition from high to low, it recognizes that a UART data word is coming. This first transition corresponds to the start bit. After this bit is found, the FPGA waits for one **half of a bit period** to ensure that the middle of the data bit gets sampled. Then the FPGA only needs to wait **one-bit period** (as specified by the baud rate) and sample the rest of the data. The UART receiver's operation inside of the FPGA is shown below.



Step1 – Look for a falling edge to identify the start of the word

Step2 – Wait for one-bit period, then sample the first bit after half bit period

Step3 – Sample the data, every 1-bit period(1/9600 in this case)

Once 8 sampling is done look for a stop bit(high) in the next bit period and then loop again for the next word


The code given below in the appendix is structured with one start bit, 8 data bits, one stop bit and no parity bit. The transmitter modules below both have a signal called `o_tx_active` which is used to infer a tri-state buffer for half-duplex communication. Selection of the duplex mode depends on the application.

### What is a testbench?

A testbench is needed to simulate the code.

In the Appendix is given a testbench for the transmitter and the receiver working at 115,200 baudrate. A test bench is only used for simulation purpose only, not to synthesize into the functional FPGA.

### Transmitter




- When the "TxD\_start" signal is asserted, the transmitter takes in an 8-bit data and serializes it.
- The "busy" signal is asserted while a transmission occurs (the "TxD\_start" signal is ignored during that time).

### Serializer

To go through the start bit, the 8 data bits, and the stop bits, a state machine seems appropriate.

### Async Receiver

It takes a signal "RxD" from outside the FPGA and "de-serializes" it for easy use inside the FPGA.



- The module assembles data from the RxD line as it comes.
- As a byte is being received, it appears on the "data" bus. Once a complete byte has been received, "data\_ready" is asserted for one clock.

Note that "data" is valid only when "data\_ready" is asserted. The rest of the time don't use it

- **Oversampling**

An asynchronous receiver must somehow get in-sync with the incoming signal. To determine when a new data byte is coming, we look for the "start" bit by oversampling the signal at a multiple of the baud rate frequency.

Once the "start" bit is detected, we sample the line at the known baud rate to acquire the data bits.

The used multiplying factor is 8, therefore for 115200 Bauds, the sampling rate is 921600Hz. Assume that a "Baud8Tick" signal is available, asserted 921600 times a second.

**The Design**

The incoming "RxD" signal has no relationship with the clock. Two D flip-flops are used to oversample it and synchronize it to the clock domain.

### **03. References**

**UART protocol**

<https://www.nandland.com/articles/what-is-a-uart-rs232-serial.html>  
<https://www.nandland.com/vhdl/modules/module-uart-serial-port-rs232.html>  
<https://www.youtube.com/watch?v=fMmcSpgOtJ4&app=desktop>

**Code**

<https://github.com/AntonZero/UART>

## Appendices

### 4.1 Appendix 1 - RTL Code

```
1 module uart(input wire [7:0] data_in, //input data
2             input wire wr_en,
3             input wire clk_50m,
4             output wire Tx,
5             output wire Tx_busy,
6             input wire Rx,
7             output wire ready,
8             input wire ready_clr,
9             output wire [7:0] data_out //output data
10            );
11     wire Txclk_en, Rxclk_en;
12     baudrate uart_baud( .clk_50m(clk_50m),
13                       .Rxclk_en(Rxclk_en),
14                       .Txclk_en(Txclk_en)
15                     );
16     transmitter uart_Tx(.data_in(data_in),
17                      .wr_en(wr_en),
18                      .clk_50m(clk_50m),
19                      .clken(Txclk_en), //We assign Tx clock to enable clock
20                      .Tx(Tx),
21                      .Tx_busy(Tx_busy)
22                    );
23     receiver uart_Rx(.Rx(Rx),
24                   .ready(ready),
25                   .ready_clr(ready_clr),
26                   .clk_50m(clk_50m),
27                   .clken(Rxclk_en), //We assign Tx clock to enable clock
28                   .data(data_out)
29                  );
30 endmodule
31
```

## Transmitter

```

1 module transmitter( input wire [7:0] data_in, //input data as an 8-bit register/vector
2                     input wire wr_en, //enable wire to start
3                     input wire clk_50m,
4                     input wire clken, //clock signal for the transmitter
5                     output reg Tx, //a single 1-bit register variable to hold transmitting bit
6                     output wire Tx_busy //transmitter is busy signal
7                     );
8
9 initial begin
10     Tx = 1'b1; //initialize Tx = 1 to begin the transmission
11 end
12 //Define the 4 states using 00,01,10,11 signals
13 parameter TX_STATE_IDLE = 2'b00;
14 parameter TX_STATE_START = 2'b01;
15 parameter TX_STATE_DATA = 2'b10;
16 parameter TX_STATE_STOP = 2'b11;
17
18 reg [7:0] data = 8'h00; //set an 8-bit register/vector as data,initially equal to 00000000
19 reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
20 reg [1:0] state = TX_STATE_IDLE; //state is a 2 bit register/vector,initially equal to 00
21
22 always @(posedge clk_50m) begin
23     case (state) //Let us consider the 4 states of the transmitter
24     TX_STATE_IDLE: begin //We define the conditions for idle or NOT-BUSY state
25         if (wr_en) begin
26             state <= TX_STATE_START; //assign the start signal to state
27             data <= data_in; //we assign input data vector to the current data
28             bit_pos <= 3'h0; //we assign the bit position to zero
29         end
30     end
31     TX_STATE_DATA: begin
32         if (clken) begin
33             if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits
34                                 //have been transmitted from 0 to 7
35                 state <= TX_STATE_STOP; // when bit position has finally reached 7
36                                 // assign state to stop transmission
37             else
38                 bit_pos <= bit_pos + 3'h1; //increment the bit position by 001
39             Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7
40         end
41     end
42     TX_STATE_STOP: begin
43         if (clken) begin
44             Tx <= 1'b1; //set Tx = 1 after transmission has ended
45             state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been completed
46         end
47     end
48     default: begin
49         Tx <= 1'b1; // always begin with Tx = 1 and state assigned to IDLE
50         state <= TX_STATE_IDLE;
51     end
52 endcase
53 end
54
55 assign Tx_busy = (state != TX_STATE_IDLE); //assign the BUSY signal when transmitter is not idle
56
57 endmodule
58
59
60
61
62
63

```



## Receiver


```
1 module receiver(input wire Rx,  
2                 output reg ready,  
3                 input wire ready_clr,  
4                 input wire clk_50m,  
5                 input wire clken,  
6                 output reg [7:0] data  
7                 );  
8 initial begin  
9     ready = 0; // initialize ready = 0  
10    data = 8'b0; // initialize data as 00000000  
11 end  
12 // Define the 4 states using 00,01,10 signals  
13 parameter RX_STATE_START = 2'b00;  
14 parameter RX_STATE_DATA = 2'b01;  
15 parameter RX_STATE_STOP = 2'b10;  
16  
17 reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 00  
18 reg [3:0] sample = 0; // This is a 4-bit register  
19 reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 000  
20 reg [7:0] scratch = 8'b0; // An 8-bit register assigned to 00000000  
21  
22 always @(posedge clk_50m) begin  
23     if (ready_clr)  
24         ready <= 0; // This resets ready to 0  
25  
26     if (clken) begin  
27         case (state) // Let us consider the 3 states of the receiver  
28             RX_STATE_START: begin // We define conditions for starting the receiver  
29                 if (!Rx || sample != 0) // start counting from the first low sample  
30                     sample <= sample + 4'b1; // increment by 0001  
31                 if (sample == 15) begin // once a full bit has been sampled  
32                     state <= RX_STATE_DATA; // start collecting data bits  
33                     bit_pos <= 0;  
34                     sample <= 0;  
35                     scratch <= 0;  
36                 end  
37             end  
38             RX_STATE_DATA: begin // We define conditions for starting the data collecting  
39                 sample <= sample + 4'b1; // increment by 0001  
40                 if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to 7  
41                     scratch[bit_pos[2:0]] <= Rx;  
42                     bit_pos <= bit_pos + 4'b1; // increment by 0001  
43                 end  
44                 if (bit_pos == 8 && sample == 15) // when a full bit has been sampled and  
45                     state <= RX_STATE_STOP; // bit position has finally reached 7, assign state to stop  
46             end  
47             RX_STATE_STOP: begin  
48                 /*  
49                  * Our baud clock may not be running at exactly the  
50                  * same rate as the transmitter. If we think that  
51                  * we're at least half way into the stop bit, allow  
52                  * transition into handling the next start bit.  
53                  */  
54                 if (sample == 15 || (sample >= 8 && !Rx)) begin  
55                     state <= RX_STATE_START;  
56                     data <= scratch;  
57                     ready <= 1'b1;  
58                     sample <= 0;  
59                 end  
60                 else begin  
61                     sample <= sample + 4'b1;  
62                 end  
63             end  
64             default: begin  
65                 state <= RX_STATE_START; // always begin with state assigned to START  
66             end  
67         endcase  
68     end  
69 end  
70
```

## Baud rate

```

1 //This is a baud rate generator to divide a 50MHz clock into a 115200 baud Tx/Rx pair
2 //The Rx clock oversamples by 16x.
3
4 module baudrate(input wire clk_50m,
5                 output wire Rxclk_en,
6                 output wire Txclk_en
7                 );
8 //Our Testbench uses a 50 MHz clock.
9 //Want to interface to 115200 baud UART for Tx/Rx pair
10 //Hence, 50000000 / 115200 = 435 Clocks Per Bit.
11 parameter RX_ACC_MAX = 50000000 / (115200 * 16);
12 parameter TX_ACC_MAX = 50000000 / 115200;
13 parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
14 parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
15 reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
16 reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
17
18 assign Rxclk_en = (rx_acc == 5'd0);
19 assign Txclk_en = (tx_acc == 9'd0);
20
21 always @(posedge clk_50m) begin
22     if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
23         rx_acc <= 0;
24     else
25         rx_acc <= rx_acc + 5'b1; //increment by 00001
26 end
27
28 always @(posedge clk_50m) begin
29     if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
30         tx_acc <= 0;
31     else
32         tx_acc <= tx_acc + 9'b1; //increment by 000000001
33 end
34
35 endmodule
36

```



## 4.2 Appendix 2 - Testbench for UART

```
1 //This is a simple testbench for UART Tx and Rx.
2 //The Tx and Rx pins have been connected together creating a serial loopback.
3 //We check if we receive what we have transmitted by sending incrementing data bytes.
4 module uart_TB();
5
6 //assign the following parameter values initially
7 //Inputs are registers
8 reg [7:0] data = 0;
9 reg clk = 0;
10 reg enable = 0;
11 //Outputs are wires
12 wire Tx_busy;
13 wire rdy;
14 wire [7:0] Rx_data;
15 //We have connected Tx to Rx using the same wire
16 wire loopback;
17 reg ready_clr = 0;
18 // Instantiating a UART
19 uart test_uart(.data_in(data),
20               .wr_en(enable),
21               .clk_50m(clk),
22               .Tx(loopback),
23               .Tx_busy(Tx_busy),
24               .Rx(loopback),
25               .ready(rdy),
26               .ready_clr(ready_clr),
27               .data_out(Rx_data)
28               );
29 initial begin //At start of the simulation
30     $dumpfile("uart.vcd");
31     $dumpvars(0, uart_TB);
32     enable <= 1'b1; // assign b = 1
33     #2 enable <= 1'b0; // 2ps later, assign b = 0
34 end
35 always begin //Always keep looping and looping
36     #1;
37     clk = ~clk; // implement the clock by inverting clock signal every 1ps
38 end
39 always @(posedge rdy) begin
40     #2 ready_clr <= 1; //2ps after positive edge of ready signal, assign ready clear = 1
41     #2 ready_clr <= 0; // 2ps later, assign ready clear = 0 as well as ready = 0
42     if (Rx_data != data) begin
43         $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
44         $finish;
45     end
46     else begin
47         if (Rx_data == 8'h14) begin //Check if received data is 10010
48             $display("SUCCESS: all bytes verified");
49             $finish;
50         end
51         data <= data + 1'b1; // increment data by 1
52         enable <= 1'b1; // assign b = 1
53         #2 enable <= 1'b0; // 2ps later, assign b = 0
54     end
55 end
56 endmodule
57
```

### 4.3 Appendix 3 - Timing Diagram





## a. Appendix 4 – Results

