Lecture: Binary Multipliers

(EE5037: VLSI Circuits for Signal Processing)

Presented by:

Dr. Vikramkumar Pudi
Assistant Professor
Electrical Engineering Department
IIT Tirupati



Binary Unsigned Array Multiplier Design

 $N \times M$ Binary Unsigned Multiplier will multiply two binary numbers A and B of size N-bits and M-bits respectively, and produce the output S of size N + M-bits

$$A = a_3 a_2 a_1 a_0 \qquad B = b_3 b_2 b_1 b_0$$

$$S = A \times B = s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0$$

$$a_{3}a_{2}a_{1}a_{0} imes b_{3}b_{2}b_{1}b_{0}$$
 $a_{3}b_{0} imes a_{2}b_{0} imes a_{1}b_{0} imes a_{0}b_{0}$
 $a_{3}b_{1} imes a_{2}b_{1} imes a_{1}b_{1} imes a_{0}b_{1}$
 $a_{3}b_{2} imes a_{2}b_{2} imes a_{1}b_{2} imes a_{0}b_{2}$
 $a_{3}b_{3} imes a_{2}b_{3} imes a_{1}b_{3} imes a_{0}b_{3}$



Binary Unsigned Array Multiplier Design

 $N \times M$ Binary Unsigned Multiplier will multiply two binary numbers A and B of size N-bits and M-bits respectively, and produce the output S of size N + M-bits

$$A = a_3 a_2 a_1 a_0 \qquad B = b_3 b_2 b_1 b_0$$


$$S = A \times B = s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0$$

 P_0 , P_1 , P_2 and P_3 are called partial products. The size of each partial product depends upon the size of A . In case of 4×4 multiplier, the size of each partial product is 4-bits. We can define each partial product bits as below

$$P_i^j = a_j b_i \cdot 2^{i+j}$$



Binary Unsigned Array Multiplier Design





Writing HDL code for Unsigned Array Multiplier

Generate Partial Products

wire [N-1:0]P[0:M-1]; // N = 4, M = 4

Note: we cannot access the individual bits of **P**.


Because **P** is two dimensional array

assign P[0] = B[0]?A:{N{1'b0}};

assign P[1] = B[1]?A:{N{1'b0}};

assign $P[2] = B[2]?A:{N{1'b0}};$

assign P[3] = B[3]?A:{N{1'b0}};





Writing HDL code for Array Multiplier Design

Add Partial Products


wire [3:0]S[0:2];

assign {S[0], Y[0]} = {1'b0, P[0]}

Note: we cannot access the individual bits of **S**.

Because **S** is two dimensional array

assign $\{S[1], Y[1]\} = P[1] + S[0]$





Writing HDL code for Array Multiplier Design

wire [3:0]S[0:2];


assign {S[0], Y[0]} = {1'b0, P[0]}

Note: we cannot access the individual bits of **S**.

Because **S** is two dimensional array

assign $\{S[1], Y[1]\} = P[1] + S[0]$

assign $\{S[2], Y[2]\} = P[2] + S[1]$





Writing HDL code for Unsigned Array Multiplier

Add Partial Products

wire [3:0]S[0:2];

Note: we cannot access the individual bits of **S**.

Because **S** is two dimensional array

assign {S[0], Y[0]} = {1'b0, P[0]}


assign $\{S[1], Y[1]\} = P[1] + S[0]$

assign $\{S[2], Y[2]\} = P[2] + S[1]$

assign $\{S[3], Y[3]\} = P[3] + S[2]$

assign Y[7:4] = S[3]





Writing Generic HDL code for Unsigned Array Multiplier

Generate Partial Products

wire [N-1:0]P[0:M-1]; // N = 4, M = 4

Note: we cannot access the individual bits of **P**.


Because **P** is two dimensional array

assign $P[0] = B[0]?A:{N{1'b0}};$

assign P[1] = B[1]?A:{N{1'b0}};


assign $P[2] = B[2]?A:{N{1'b0}};$

assign P[3] = B[3]?A:{N{1'b0}};





Writing Generic HDL code for Unsigned Array Multiplier



TIRUPATI

assign $\{S[0], Y[0]\} = \{1'b0, P[0]\}$

Binary Signed Multiplier Design

 $N \times M$ Binary signed Multiplier will multiply two binary numbers A and B of size N-bits and M-bits respectively, and produce the output S of size N + M-bits

$$A = a_3 a_2 a_1 a_0 \qquad B = b_3 b_2 b_1 b_0$$

$$S = A \times B = s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0$$

$$a_{3}a_{2}a_{1}a_{0} \times b_{3}b_{2}b_{1}b_{0}$$
 $a_{3}b_{0} \quad a_{2}b_{0} \quad a_{1}b_{0} \quad a_{0}b_{0}$
 $a_{3}b_{1} \quad a_{2}b_{1} \quad a_{1}b_{1} \quad a_{0}b_{1}$
 $a_{3}b_{2} \quad a_{2}b_{2} \quad a_{1}b_{2} \quad a_{0}b_{2}$
 $a_{3}b_{3} \quad a_{2}b_{3} \quad a_{1}b_{3} \quad a_{0}b_{3}$

 S_6 S_5 S_4 S_3 S_2 S_1 S_0



Binary Signed Multiplier Design (Baugh-Wooley Multiplier)

 $N \times M$ Binary signed Multiplier will multiply two binary numbers A and B of size N-bits and M-bits respectively, and produce the output S of size N + M-bits

$$A = a_3 a_2 a_1 a_0 \qquad B = b_3 b_2 b_1 b_0$$

$$S = A \times B = s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0$$

 S_6 S_5 S_4 S_3 S_2 S_1 S_0



Binary Signed Multiplier Design (Baugh-Wooley Multiplier)

 $N \times M$ Binary signed Multiplier will multiply two binary numbers A and B of size N-bits and M-bits respectively, and produce the output S of size N + M-bits

$$A = a_3 a_2 a_1 a_0 \qquad B = b_3 b_2 b_1 b_0$$

$$S = A \times B = s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0$$

 S_6 S_5 S_4 S_3 S_2 S_1 S_0



Binary Signed Array Multiplier Design (Baugh-Wooley Multiplier)

 $N \times M$ Binary signed Multiplier will multiply two binary numbers A and B of size N-bits and M-bits respectively, and produce the output S of size N + M-bits

$$A = a_{3}a_{2}a_{1}a_{0} \qquad B = b_{3}b_{2}b_{1}b_{0}$$

$$S = A \times B = s_{7}s_{6}s_{5}s_{4}s_{3}s_{2}s_{1}s_{0}$$

$$a_{3}a_{2}a_{1}a_{0} \times b_{3}b_{2}b_{1}b_{0}$$

$$a_{3}b_{0} \quad a_{2}b_{0} \quad a_{1}b_{0} \quad a_{0}b_{0}$$

$$a_{3}b_{1} \quad a_{2}b_{1} \quad a_{1}b_{1} \quad a_{0}b_{1}$$

$$a_{3}b_{1} \quad a_{2}b_{1} \quad a_{1}b_{1} \quad a_{0}b_{1}$$

$$a_{3}b_{2} \quad a_{2}b_{2} \quad a_{1}b_{2} \quad a_{0}b_{2}$$

$$a_{3}b_{3} \quad \overline{a_{2}b_{3}} \quad \overline{a_{1}b_{3}} \quad \overline{a_{0}b_{3}}$$

$$P_{3}$$



Design Single Circuit for Binary Unsigned and Signed Multiplication

Unsigned Multiplication

$$a_{3}a_{2}a_{1}a_{0} \times b_{3}b_{2}b_{1}b_{0} \ a_{3}b_{0} \ a_{2}b_{0} \ a_{1}b_{0} \ a_{0}b_{0} \ a_{3}b_{1} \ a_{2}b_{1} \ a_{1}b_{1} \ a_{0}b_{1} \ a_{3}b_{2} \ a_{2}b_{2} \ a_{1}b_{2} \ a_{0}b_{2} \ a_{3}b_{3} \ a_{2}b_{3} \ a_{1}b_{3} \ a_{0}b_{3}$$





Signed Multiplication

$$Y_7$$
 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0 Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0

Design Single Circuit for Binary Unsigned and Signed Multiplication

Unsigned and Signed Multiplication




Design Single Circuit for Multiplier and Accumulator Unit (MAC)

Unsigned and Signed Multiplication

$Y = C + A \times B$

A size is N - bitsB size is M - bitsC size is N + M - bitsY size is N + M - bits






$$C_7$$
 C_1


$$C_5$$
 C_4

$$C_4$$

$$C_3$$
 C_2 C_1 C_0


Multiplier and Accumulator Unit (MAC) Architecture







Multiplier and Accumulator Unit (MAC) Architecture



```
module MAC_Array_MUL_Sign #(parameter La=4,Lb=4, Lc = 8, Ly = 9)(A,B,C, sg,Y);
  input [La-1:0]A;
  input [Lb-1:0]B;
  input [Lc-1:0]C; // Lc = La + Lb
  input sg;
  output [Ly:0]Y; // Ly = La+Lb+1
wire [La+Lb-1:0]Ym;
// Calling Multiplier code
 Array_MUL_Sign \#(.N(La),.M(Lb)) AMS1 (.A(A),.B(B),.sg(sg),.Y(Ym));
assign Y = \{C[Lc-1]\&sg,C\} + \{Ym[La+Lb-1]\&sg,Ym\};
endmodule
```