

भारतीय प्रौद्योगिकी संस्थान तिरुपति



## Digital VLSI Design Assignment 4

**Submitted By:**

Praveen kumar yadav (EE22M308)




**Submitted To:**


Dr. Vikram Pudi

**Paper:-"A Novel High-Speed and Energy Efficient 10 Transistor Full Adder Design"**

**figure6**


**a)**






**b)**


.tran 0 8u 0




Activate Windows




c)








**d)**




**Activate Windows**  
Go to Settings to activate Windows.



fig4)





The voltage swing is reduced by the threshold voltage due to the pass transistor configuration, and applying the input to the drain/source terminal of the MOSFET along with the gate terminal. Due to the leakage effect the swing reduction is reduced. The delay of the various full adder configuration shows negligible difference. The delay is approximately few psec for the sum circuit. The full adder in the Fig.4 outperforms the full

adders in the Fig.6 due to the inverter's drain/source terminal is connected to fixed supply and not the input producing full voltage swing. As well as all the circuit nodes are driven by both NMOS and PMOS without limiting the voltage swing.