

Indian Institute of Technology Tirupati

Department of Electrical Engineering



Digital VLSI Design (EE535L)

Instructor: Dr. Vikramkumar Pudi

Assignment 2

Student Name: R S Haripriya, Manvi Chaudhary, Praveen Kumar Yadav, Bukya Anil
Kumar

Roll No: ee22d004, ee22m306, ee22m308, ee22m301

Chapter 1

Assignments

1.1 Assignment 2

45 nm PTM model

1.1.1 Problem 1

Plot the voltage transfer characteristics (VTC) of a CMOS Inverter for $\beta_n/\beta_p = 1, 2, 1/2$ and 3.

a) Make all the observations and report your analysis

The transient analysis of the inverter is presented in the Fig. 1-3.




Figure 1.1: Transient analysis of inverter with various given β_n/β_p ratio




Figure 1.2: Transient analysis representing output voltage of inverter with various given β_n/β_p ratio



Figure 1.3: Transient analysis representing input and output voltage of inverter with various given β_n/β_p ratio

The voltage transfer characteristics is presented in Fig. 1.4 and 1.5. The VTC curve shifts to the left when $\beta_n/\beta_p > 1$. The VTC curve shifts to the right when $\beta_n/\beta_p < 1$.




Figure 1.4: Voltage transfer characteristics of the inverter




Figure 1.5: Voltage transfer characteristics of the inverter

b) Calculate the V_{OH} , V_{OL} , V_{IL} , V_{IH} for different β_n/β_p ratios

The Differentiation of the V_{out} is performed wrt to V_{in} using D operator and the point of -1 (slope) is mapped to the x and y- axis to obtain V_{OH} , V_{OL} , V_{IH} and V_{IL} . The vaules for different β_n/β_p is reported below. The Fig.1.6 shows the calculation of the voltage margines.




Figure 1.6: DV_{out}/DV_{in} graph

1) $\beta_n = \beta_p = 90nm$

$V_{OH} = 864.86 \text{ mV}$

$V_{OL} = 127.13 \text{ mV}$

$V_{IL} = 385.2 \text{ mV}$

VIH=622.88 mV

2) $\beta_n=180\text{nm}$ $\beta_p=90\text{nm}$

VOH=874.26 mV

VOL=134.58 mV

VIL=286.103 mV

VIH=6510.62 mV

3) $\beta_n=90\text{nm}$ $\beta_p=180\text{nm}$

VOH=865.417 mV

VOL=103.666 mV

VIL=488.28 mV

VIH=734.059 mV

4) $\beta_n=270\text{nm}$ $\beta_p=90\text{nm}$

VOH=8867.36 mV

VOL=89.64 mV

VIL=551.498 mV

VIH=789.10082 mV

c) Obtain the Noise Margin levels for all the β_n/β_p ratios

The Noise margin is calculated as:

$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$

1) $\beta_n = \beta_p = 90\text{nm}$

$$NM_H = 241.98 \text{ mV}$$

$$NM_L = 143.22 \text{ mV}$$

2) $\beta_n = 180\text{nm}$ $\beta_p = 90\text{nm}$

$$NM_H = 363.64 \text{ mV}$$

$$NM_L = 151.523 \text{ mV}$$

3) $\beta_n = 90\text{nm}$ $\beta_p = 180\text{nm}$

$$NM_H = 121.358 \text{ mV}$$

$$NM_L = 384.614 \text{ mV}$$

4) $\beta_n = 270\text{nm}$ $\beta_p = 90\text{nm}$

$$NM_H = 87.26 \text{ mV}$$

$$NM_L = 461.858 \text{ mV}$$

d) Calculate the total power and dynamic power of the CMOS Inverter

The power waveform obtained by plotting $V_{dd} \cdot I(V_{dd})$ is presented in Fig. 1.7




Figure 1.7: Power calculation, plot of $V_{dd} \cdot I$

The average power is calculated using the tool and is presented in Fig. 1.8.




Figure 1.8: Average power calculation

The average power is obtained by plotting the product of the current drawn from the source and the voltage of the source. The dynamic power is the power drawn when both the transistors operate in the saturation region. This is obtained by mapping the $V_{in}=V_{out}$ point in the curve and the corresponding power represents the dynamic power.

1) $\beta_n = \beta_p = 90\text{nm}$

Avg Power = $1.667 \mu\text{W}$

Dynamic Power = $5 \mu\text{W}$

2) $\beta_n = 90\text{nm}$ $\beta_p = 180\text{nm}$

Avg Power = $2.2876 \mu\text{W}$

Dynamic Power = $6.85 \mu\text{W}$

3) $\beta_n = 180\text{nm}$ $\beta_p = 90\text{nm}$

Avg Power = $2.2876 \mu\text{W}$

Dynamic Power = $6.85 \mu\text{W}$

4) $\beta_n = 270\text{nm}$ $\beta_p = 90\text{nm}$

Avg Power = $2.6795 \mu\text{W}$

Dynamic Power = $8.0085 \mu\text{W}$

Observation:

The power increases with the increase in the width.

e) Calculate the rise time, fall time and propagation delay for all the β_n/β_p ratios

The Propagation delay calculation waveform is given in the Fig. 1.9.

- The rise time is calculated in the output waveform as the time duration for the capacitor to charge from 10% to 90% of Vdd.
- The fall time is calculated in the output waveform as the time duration for the capacitor to discharge from 90% to 10% of Vdd.
- The propagation delay is calculated as the time duration from the 50% of the input waveform to the 50% of the output waveform.

$$t_p = (t_{ph1} + t_{pl2}) / 2$$




Figure 1.9: Propagation delay calculation

1) $\beta_n = \beta_p = 90\text{nm}$

$$t_r = 307.2017\text{ps}$$

$$t_f = 308.72\text{ps}$$

$$t_p = 5.89\text{ps}$$

2) $\beta_n = 180\text{nm}$ $\beta_p = 90\text{nm}$

$$t_r = 303.46\text{ps}$$

$$t_f = 299.835\text{ps}$$

$$t_p = 80.48\text{ps}$$

3) $\beta_n = 90\text{nm}$ $\beta_p = 180\text{nm}$

$$t_r = 298.18\text{ps}$$

$$t_f = 301.26\text{ps}$$

$$t_p = 93.73\text{ps}$$

4) $\beta_n = 270$ $\beta_p = 90\text{nm}$

$$t_r = 285.8\text{ps}$$

$$t_f = 276.102\text{ps}$$

$t_p = 153.13\text{ps}$

Observation:

Delay increase when PMOS width is less because of the pull up network strength.

f) Calculate the rise time and fall time for inverter-1 by varying the β_n/β_p ratio (1, 2, 1/2 and 3) of inverter-2.

The first inverter PMOS width is 180nm and NMOS width is 90nm. The variation in the width is for the second inverter. The rise and the fall time for inverter-1 are obtained as follows:

1) $\beta_n = \beta_p = 90\text{nm}$

$t_r = 296.866\text{ps}$

$t_f = 297.78\text{ps}$

2) $\beta_n = 180\text{nm}$ $\beta_p = 90\text{nm}$

$t_r = 297.256\text{ps}$

$t_f = 297.78\text{ps}$

3) $\beta_n = 90\text{nm}$ $\beta_p = 180\text{nm}$

$t_r = 297.56\text{ps}$

$t_f = 297.526\text{ps}$

4) $\beta_n = 270\text{nm}$ $\beta_p = 90\text{nm}$

$t_r = 300.69\text{ps}$

$t_f = 299.303\text{ps}$

Observation:

The rise and fall time is increasing the the increase in the width of the load inverter due loading effect (increase in the load capacitance).

1.1.2 Problem 2

Plot the Voltage Transfer characteristics of CMOS NAND and NOR gates and calculate the rise time, fall time and propagation delays (consider $\beta_n/\beta_p = 1, 2, 1/2$ and 3).

NAND




Figure 1.10: Transient analysis of NAND gate with one input fixed and other input variable




Figure 1.11: Voltage Transfer characteristics of NAND gate with one input fixed and other input variable




Figure 1.12: Voltage Transfer characteristics of NAND gate with one input fixed and other input variable

1) $\beta_n = \beta_p = 90\text{nm}$

$t_r = 379.18\text{ps}$




Figure 1.13: Schematic diagram of NAND gate

tf=375.634ps

tp=20.3045ps

2) $\beta_n=180nm$ $\beta_p=90nm$

tr=366.135ps

tf=367.1405ps

tp=91.37ps

3) $\beta_n=90nm$ $\beta_p=180nm$

tr=357.394ps

tf=353.765ps

tp=128.64ps

4) $\beta_n=270nm$ $\beta_p=90nm$

tr=339.287ps

tf=339.945ps

tp=143.34ps

NOR

1) $\beta_n= \beta_p=90nm$




Figure 1.14: Transient analysis of NAND gate with one input fixed and other input variable

tr=336.97ps

tf=332.746ps




Figure 1.15: Transient analysis of NAND gate with one input fixed and other input variable




Figure 1.16: Voltage Transfer characteristics of NOR gate with one input fixed and other input variable




Figure 1.17: Voltage Transfer characteristics of NOR gate with one input fixed and other input variable




Figure 1.18: Schematic diagram of NOR gate

$t_p=48\text{ps}$

2) $\beta_n=180\text{nm}$ $\beta_p=90\text{nm}$

$t_r=340.1667\text{ps}$

$t_f=341\text{ps}$

$t_p=38.73\text{ps}$

3) $\beta_n=$ $\beta_p=90\text{nm}$

$t_r=287.63\text{ps}$

$t_f=293.024\text{ps}$

$t_p=158.544\text{ps}$

4) $\beta_n=$ $\beta_p=90\text{nm}$

$t_r=254.7945\text{ps}$

$t_f=255.305\text{ps}$

$t_p=228.58\text{ps}$

Observation:

NAND delay is less than NOR delay.

32 nm PTM model

1.1.3 Problem 1

Plot the voltage transfer characteristics (VTC) of a CMOS Inverter for $\beta_n/\beta_p = 1, 2, 1/2$ and 3.

a) Make all the observations and report your analysis




Figure 1.19: Transient analysis of inverter with various given β_n/β_p ratio




Figure 1.20: Inverter schematic




Figure 1.21: Transient analysis representing input and output voltage of inverter with various given β_n/β_p ratio

b) Calculate the V_{OH} , V_{OL} , V_{IL} , V_{IH} for different β_n/β_p ratios

1) $\beta_n = \beta_p = 64\text{nm}$

$V_{OH} = 853.451\text{ mV}$

$V_{OL} = 47.814\text{ mV}$

$V_{IL} = 303.074\text{ mV}$

$V_{IH} = 525.768\text{ mV}$

2) $\beta_n = 128\text{nm}$ $\beta_p = 64\text{nm}$

$V_{OH} = 8854.676\text{ mV}$

$V_{OL} = 45.500\text{ mV}$

$V_{IL} = 270.131\text{ mV}$

$V_{IH} = 495.461\text{ mV}$

3) $\beta_n = 64\text{nm}$ $\beta_p = 128\text{nm}$

$V_{OH} = 854.085\text{ mV}$

$V_{OL} = 49.134\text{ mV}$

$V_{IL} = 333.382\text{ mV}$

$V_{IH} = 557.343\text{ mV}$

4) $\beta_n = 192\text{nm}$ $\beta_p = 64\text{nm}$

$V_{OH} = 855.322\text{ mV}$

$V_{OL} = 40.857\text{ mV}$

$V_{IL} = 253.001\text{ mV}$

$V_{IH} = 480.966\text{ mV}$

c) Obtain the Noise Margin levels for all the β_n/β_p ratios

The Noise margin is calculated as:

$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$

1) $\beta_n = \beta_p = 64nm$

$$NM_H = 327.683 \text{ mV}$$

$$NM_L = 255.260 \text{ mV}$$

2) $\beta_n = 128nm$ $\beta_p = 64nm$

$$NM_H = 360.215 \text{ mV}$$

$$NM_L = 224.631 \text{ mV}$$

3) $\beta_n = 64nm$ $\beta_p = 128nm$

$$NM_H = 296.742 \text{ mV}$$

$$NM_L = 284.248 \text{ mV}$$

4) $\beta_n = 192nm$ $\beta_p = 64nm$

$$NM_H = 374.356 \text{ mV}$$

$$NM_L = 4212.144 \text{ mV}$$

d) Calculate the total power and dynamic power of the CMOS Inverter

1) $\beta_n = \beta_p = 64\text{nm}$




Figure 1.22: Average Power calculation, plot of $V_{dd} \cdot I$




Figure 1.23: Dynamic power calculation

Avg Power = $1.179 \mu\text{W}$

Dynamic Power = $3.834 \mu\text{W}$

2) $\beta_n = 128\text{nm}$ $\beta_p = 64\text{nm}$

Avg Power = $1.664 \mu\text{W}$

Dynamic Power = $4.84 \mu\text{W}$

3) $\beta_n = 64\text{nm}$ $\beta_p = 128\text{nm}$

Avg Power = $1.738 \mu\text{W}$

Dynamic Power = $5.13 \mu\text{W}$

4) $\beta_n = 192\text{nm}$ $\beta_p = 64\text{nm}$

Avg Power = $1.980 \mu\text{W}$

Dynamic Power= $5.759\ \mu\text{W}$

e) Calculate the rise time, fall time and propagation delay for all the β_n/β_p ratios

1) $\beta_n = \beta_p = 64\text{nm}$




Figure 1.24: Propagation delay calculation

$t_r = 217.32\text{ps}$

$t_f = 217.20\text{ps}$

$t_p = 30.07\text{ps}$

2) $\beta_n = 128\text{nm}$ $\beta_p = 64\text{nm}$

$t_r = 220.51\text{ps}$

$t_f = 213.19\text{ps}$

$t_p = 59.35\text{ps}$

3) $\beta_n = 192$ $\beta_p = 64\text{nm}$

$t_r = 164.57\text{ps}$

$t_f = 142.98\text{ps}$

$t_p = 62.65\text{ps}$

4) $\beta_n = 64$ $\beta_p = 128\text{nm}$

$t_r = 218\text{ps}$

$t_f = 214\text{ps}$

$t_p = 1.42\text{ps}$

f) Calculate the rise time and fall time for inverter-1 by varying the β_n/β_p ratio (1, 2, 1/2 and 3) of inverter-2.

The first inverter PMOS width is 128nm and NMOS width is 64nm. The variation in the width is for the second inverter. The rise and the fall time for inverter-1 are obtained as follows:

1) $\beta_n = \beta_p = 64\text{nm}$

$t_r = 228.905\text{ps}$

$t_f = 217.085\text{ps}$

2) $\beta_n = 128\text{nm}$ $\beta_p = 64\text{nm}$

$t_r = 218.54\text{ps}$

$t_f = 215.63\text{ps}$

3) $\beta_n = 64$ $\beta_p = 128\text{nm}$

$t_r = 224.01\text{ps}$

$t_f = 224.06\text{ps}$

4) $\beta_n = 192$ $\beta_p = 64\text{nm}$

$t_r = 231.37\text{ps}$

$t_f = 216.54\text{ps}$

1.1.4 Problem 2

Plot the Voltage Transfer characteristics of CMOS NAND and NOR gates and calculate the rise time, fall time and propagation delays (consider $\beta_n/\beta_p = 1, 2, 1/2$ and 3).

NAND

1) $\beta_n = \beta_p = 64\text{nm}$




Figure 1.25: Schematic of NAND gate




Figure 1.26: Transient analysis of Nand input and output with one input fixed and other input variable

$t_r = 214.118\text{ps}$

$t_f = 211.720\text{ps}$

$t_p = 28.904\text{ps}$

2) $\beta_n = 128\text{nm}$ $\beta_p = 64\text{nm}$

$t_r = 216.673\text{ps}$

$t_f = 215.453\text{ps}$

$t_p = 83.67\text{ps}$

3) $\beta_n = 64$ $\beta_p = 128\text{nm}$




Figure 1.27: Transient analysis representing input and output voltage of Nand with various given $\beta n/\beta p$ ratio




Figure 1.28: Voltage Tranfer characteristics of NOR gate with one input fixed and other input variable with various given $\beta n/\beta p$ ratio

tr=219.121ps

tf=212.6185ps

tp=4.002ps

4) $\beta_n=192$ $\beta_p=64$ nm

tr=209.44ps

tf=214.61ps

tp=83.324ps

NOR

1) $\beta_n=\beta_p=64$ nm




Figure 1.29: Schematic of Nor




Figure 1.30: Transient analysis of Nor gate with one input fixed and other input variable

tr=158.754ps

tf=127.57ps

tp=81.712ps

2) $\beta_n=128$ nm $\beta_p=64$ nm

tr=155.381ps




Figure 1.31: Voltage Tranfer characteristics of NOR gate with one input fixed and other input variable




Figure 1.32: Transient analysis representing output voltage of Nor with various given $\beta n/\beta p$ ratio




Figure 1.33: Transient analysis representing input and output voltage of Nor with various given $\beta n/\beta p$ ratio

tf=127.404ps

tp=60.700ps

3) $\beta_n=64\text{nm}$ $\beta_p=128\text{nm}$

tr=162.443ps

tf=132.240ps

tp=109.838ps

4) $\beta_n=192\text{nm}$ $\beta_p=64\text{nm}$

tr=156.753ps

tf=123.680ps

tp=51.901ps

Observation:

- The power dissipation is more in 45nm than in 32nm.
- The delay is more in 45nm than in 32nm.
- In the NAND gate Fig. 1.13, if we apply the changing input in 'a', the waveform will be different from the waveform when the changing input is applied to 'b' due to threshold voltage variation (due to body effect).