# Verilog HDL: Gate Level Modeling

**Pravin Zode** 


# Outline

- Gate Level modeling
- Examples

# **Gate Level Modeling**

- Represents digital circuits using basic logic gate
- Works well for small circuits with a limited number of gates
- Intuitive for designers familiar with digital logic design
- Requires manual instantiation and connection of individual gates
- Common gate primitives: and, or, nand, nor, xor,

xnor, not



# **Truth Table for Gates**

		i1 0 1 × z				
	and	0	1	x	z	
	0	0	0	0	0	
i2	1	0	1	X	x	
	x	0	x	0 x x x	x	
	z	0	x	x	x	

		i1 0 1 × z					
	or	0	1	x	z		
	0	0	1	х	x		
i2	1	1	1	1	1		
	x	x	1 1 1	x	x		
	z	x	1	x	x		


		i1 0 1 × z				
	xor	0	1	х	z	
	0	0	1	x	x	
i2	1	1	0	x	x	
_	x	x	1 0 x x	x	x	
	z	x	x	x	x	


			ĺ	1		
	nand	0	1	х	Z	_
	0	1	1	1	1	
i2	1	1	0	x	x	
	x	1	x	x	x	
	z	1	x	x	x	


			i	1	
	nor	0	1	X	z
	0	1	0	x	x
i2	1	0	0	0	0
	x	x	0 0 0	x	x
	z	x	0	x	x

			i	1	
	xnor	0	1	x	Z
	0	1	0	x	х
i2	1	0	1	x	x
	x	x	0 1 x x	x	x
	z	x	x	x	x

#### **Buffer and NOT Gate**










not	in	out
	0	1
	1	0
	x	x
	z	x

#### **Bufif Gate**



bufif1






bufif0


			c	trl	
	bufif0	0_	1	x	z
	0	0	z	L H	L
in	1	1	Z		Н
	x	x	z	x	x
	z	x	z	x	x
	١				

6

bufif1 b1 (out, in, ctrl);
bufif0 b0 (out, in, ctrl);

#### **NOTif** Gate






				ctrl					
	notif1	0	1	ctrl x	Z			otif0	
	0	z	1	Н	Н	-		0	1
in	1	z	0	L	L		in	1	0
***	x	z	x	x	x			x	x
	z	z	x	H L x	x			0 1 x z	x
	(			notif1	n1				

			C	trl	
n	otif0	0	1	X	Z
	0	1	z	Н	Н
in	1	0	z	L	L
ın	x	x	z	x	x
	z	x	z	x	x
in,	ctr	1);			


# Syntax

Gates can have one or more inputs, one output

and g1(out, a, b); 
$$//$$
 out = a AND b not g2(y, x);  $//$  y = NOT x



#### **Gate Level Primitive**




```
module example1 (x1, x2, s, f);
input x1, x2, s;
output f;

not (k, s);
and (g, k, x1);
and (h, s, x2);
or (f, g, h);
```

endmodule

#### **Gate Level Primitive**



$$g = x_1x_3 + x_2x_4$$
  

$$h = (x_1 + \overline{x}_3)(\overline{x}_2 + x_4)$$
  

$$f = g + h$$

```
module example2 (x1, x2, x3, x4, f, g, h);

input x1, x2, x3, x4;

output f, g, h;

and (z1, x1, x3);

and (z2, x2, x4);

or (g, z1, z2);

or (z3, x1, \simx3);

or (z4, \simx2, x4);


and (h, z3, z4);

or (f, g, h);
```

#### endmodule

#### Summary

- Structural modeling style design described using basic logic gates (and, or, not, xor, buf, bufif, notif, etc.)
- Represents actual hardware connections closer to physical circuits (netlists).
- Supports strength modeling logic strengths (strong, weak, supply) and signal states (0, 1, x, z).
- Useful for small circuits, switches, tri-state buffers (bufif, notif).
- Limitations Not practical for large designs (tedious, errorprone).



Thank you!

**Happy Learning**