# Verilog HDL: Block Statements

**Pravin Zode** 

## Outline

- Initial begin end block
- Fork-join block
- Named block
- Generate block

#### **Block statement**

- Block statement is a way of grouping multiple procedural statements together
- They make the group of statements act syntactically like a single statement
- Useful inside procedural blocks such as initial and always
- Two types of grouped blocks are allowed in Verilog:
  - Sequential Block (begin ... end) → (Sequential)
  - Parallel Block (fork ... join) → (Parallel)
- Helps in organizing code, especially when multiple statements must execute in a controlled manner.

# Sequential Block

- Uses begin ... end Statements inside are executed sequentially (one after the other)
- Execution blocks until all statements are finished
- Can contain blocking (=) or non-blocking (<=) assignments</li>

```
initial begin
  a = 1;  // executes first
  b = 2;  // executes after 'a'
  c = a + b; // executes last
end
```

## Example: Sequential Block

```
module stimulus;
 1
 2
 3
     reg x,y, a,b, m;
 4
     initial
 5
 6
         m = 1'b0; //single statement; does not need to be grouped
 7
     initial
 8
     begin
 9
         #5 a = 1'b1; //multiple statements; need to be grouped
10
11
         #25 b = 1'b0;
12
     end
13
14
     initial
     begin
15
16
         #10 x = 1'b0;
         #25 y = 1'b1;
17
18
     end
19
     initial
20
         #50 $finish;
21
22
     endmodule
23
```

#### Fork Join



- Used to create parallel execution of multiple blocks
- Part of the initial or always block.
- All blocks inside fork...join run simultaneously
- Control resumes only after all parallel threads complete
- Commonly used in testbenches, simulation timing, or parallel task modeling

## Fork Join



- Code inside fork...join runs in parallel
- Execution resumes after all parallel blocks finish.

```
initial begin
  fork
    // Parallel block 1
    // Parallel block 2
    // ...
  join
end
```

# Example: Fork Join

endmodule

23

```
module fork join demo;
 1
 2
       initial begin
 4
         $display("Simulation starts at time = %0t", $time);
         fork
           begin
             #5 $display(">> Task A completed at time = %0t", $time);
           end
10
11
           begin
12
             #10 $display(">> Task B completed at time = %0t", $time);
13
           end
14
           begin
15
             #3 $display(">> Task C completed at time = %0t", $time);
16
17
           end
18
         join
19
20
         $display("All parallel tasks done. Resuming after fork-join at time = %0t", $time);
21
       end
22
```

# **Example Output : Fork Join**

```
module fork_join_demo;
1
2
       initial begin
4
         $display("Simulation starts at time = %0t", $time);
 5
         fork
 6
           begin
8
             #5 $display(">> Task A completed at time = %0t", $time);
9
           end
10
           begin
11
12
             #10 $display(">> Task B completed at time = %0t", $time);
13
           end
14
15
           begin
             #3 $0
16
17
           end
                   Simulation starts at time = 0
18
         join
                   >> Task C completed at time = 3
19
20
         $display
                   >> Task A completed at time = 5
21
       end
                   >> Task B completed at time = 10
22
23
     endmodule
                   All parallel tasks done. Resuming after fork-join at time = 10
```

## **Nested Blocks**

Sequential and parallel blocks can be nested

```
module sequential;
 2
 3
 4
    reg x, y;
 5
    reg [1:0] z, w;
 6
 7
     initial
 8
              monitor(time, "x = \%b, y = \%b, z = \%b, w = \%b\n", x, y, z, w);
 9
10
     //Nested blocks
     initial
11
     begin
12
              x = 1'b0;
13
              fork
14
                      #5 y = 1'b1;
15
                      #10 z = \{x, y\};
16
17
              join
              #20 w = \{y, x\};
18
19
     end
20
     endmodule
21
```

#### Named Blocks

#### Blocks can be given names

- Local variables can be declared inside named block
- Named blocks are part of design hierarchy
- Variables in a named block can be accessed by using hierarchical name referencing
- Named blocks can be disabled. i.e. their execution can be stopped.

# Example: Named Block

```
//Named blocks
module top;
initial
begin: block1 //sequential block named block1
integer i; //integer i is static and local to block1
          // can be accessed by hierarchical name, top.block1.i
end
initial
fork: block2 //parallel block named block2
reg i; // register i is static and local to block2
                // can be accessed by hierarchical name, top.block2.i
...
join
```

# **Disabling Named Block**

- Keyword disable provides a way to terminate the execution of named block
- It is similar to BREAK statement in C.
- It is used to get out of loops, handle error conditions or control execution of piece of code

# **Example: Disabling Named Block**

```
module find_true_bit;
 1
 2
     //Illustration: Find the first bit with a value 1 in flag (vector variable)
     reg [15:0] flag;
 3
 4
     integer i; //integer to keep count
 5
     initial
 6
     begin
 7
       flag = 16'b 0010 0000 0000 0000;
 8
       i = 0:
       begin: block1 //The main block inside while is named block1
10
             while(i < 16)
                      begin
11
12
          if (flag[i])
13
          begin
              $display("Encountered a TRUE bit at element number %d", i);
14
15
              disable block1; //disable block1 because you found true bit.
16
          end
          i = i + 1:
17
18
                      end
19
       end
20
     end
     endmodule
21
```

#### **Generate Block**

- Used in synthesizable Verilog to instantiate modules or logic repetitively or conditionally.
- Mainly used in RTL coding for Arrays of logic,
   Parameterized designs, Clean and scalable design structure
- Generate block structure
  - for-generate (loop)
  - if-generate (conditional)
  - case-generate (case-based structure)

## Generate Block

- Generate loop permits one or more following to be instantiated multiple times using a for loop
  - Variable declarations
  - Modules
  - User defined primitives, gate primitives
  - Continuous assignments
  - Initial and always blocks
- Data types supported inside generate scope
  - Net, reg
  - Integer, real, time, realtime
  - event

#### Restrictions in Generate Statements

Following module declarations and module items are not permitted in generate statement

- Parameters, local parameters
- Input, output, inout declarations
- Specify blocks

#### For Generate Block

```
genvar i;
generate
  for (i = 0; i < 4; i = i + 1) begin : gen_loop
    my_module u (.a(in[i]), .b(out[i]));
  end
endgenerate</pre>
```

Instantiates 4 copies of my\_module with indexed connections

## For Generate Block with gate level primitives

```
1
     module bitwise_xor_gate #(parameter N = 8) (
         input wire [N-1:0] a,
         input wire [N-1:0] b,
         output wire [N-1:0] y
4
5
     );
6
7
     genvar i;
8
     generate
         for (i = 0; i < N; i = i + 1) begin : xor_loop
             xor (y[i], a[i], b[i]);
10
11
         end
12
     endgenerate
13
     endmodule
14
```

## For Generate Block with assign

```
module bitwise_xor #(parameter N = 8) (
         input wire [N-1:0] a,
 3
         input wire [N-1:0] b,
         output wire [N-1:0] y
 5
 6
     genvar i;

∨ generate

         for (i = 0; i < N; i = i + 1) begin : xor_gen
             assign y[i] = a[i] ^ b[i];
10
11
         end
12
    endgenerate
13
14
     endmodule
```

## For Generate Block with always

```
1
     module bitwise_xor #(parameter N = 8) (
         input wire [N-1:0] a,
3
         input wire [N-1:0] b,
4
         output reg [N-1:0] y
5
6
    genvar i;
8
     generate
9
         for (i = 0; i < N; i = i + 1) begin : xor_gen
10
             always @(*) begin
               y[i] = a[i] ^ b[i];
11
12
             end
13
         end
14
     endgenerate
15
16
     endmodule
```

## Example: Full Adder

```
module ripple_carry_adder #(parameter N = 4)(
                                                    1
                                                            input [N-1:0] a,
                                                    2
 1 \times module full_adder (
                                                            input [N-1:0] b,
                                                    3
          input a,
                                                    4
                                                            input
                                                                           cin,
         input b,
                                                            output [N-1:0] sum,
                                                    5
         input cin,
                                                            output
                                                    6
                                                                            cout
         output sum,
 5
                                                    7
                                                        );
         output cout
 6
                                                        wire [N:0] carry;
 7
     );
                                                        assign carry[0] = cin;
                                                    9
8
                                                   10
                                                        genvar i;
     wire axorb, aandb, aandcin, bandcin;
9
                                                   11
                                                        generate
10
                                                            for (i = 0; i < N; i = i + 1) begin : rca stage
                                                   12
     // sum = a ^ b ^ cin
11
                                                  13
                                                                full adder fa (
     xor (axorb, a, b);
12
                                                   14
                                                                    .a(a[i]),
     xor (sum, axorb, cin);
13
                                                   15
                                                                    .b(b[i]),
14
                                                                    .cin(carry[i]),
                                                   16
     // cout = (a & b) | (a & cin) | (b & cin)
15
                                                  17
                                                                    .sum(sum[i]),
     and (aandb, a, b);
16
                                                                    .cout(carry[i+1])
                                                   18
     and (aandcin, a, cin);
17
                                                   19
     and (bandcin, b, cin);
                                                            end
18
                                                   20
                                                        endgenerate
     or (cout, aandb, aandcin, bandcin);
19
                                                   21
                                                        assign cout = carry[N];
                                                  22
                                                        endmodule
                                                   23
```

# IF Generate Block (Conditional Instantiation)

```
generate
  if (MODE == 1) begin : gen_mode1
    // logic for mode 1
  end else begin : gen_mode0
    // logic for mode 0
  end
end
endgenerate
```

Very useful for selecting implementations based on parameters

# IF Generate Block (Conditional Instantiation)

```
1
     module simple if generate #(
 2
          parameter USE AND = 1 // Set to 1 for AND, 0 for OR
     )(
 4
         input wire a,
         input wire b,
         output wire y
 6
 8
 9
     // Conditional logic using if-generate
10
     generate
11
          if (USE_AND) begin : and_block
12
              assign y = a \& b;
13
         end else begin : or_block
14
              assign y = a \mid b;
15
         end
     endgenerate
16
17
18
     endmodule
```

# Case-Generate (Select Instantiation)

```
generate
  case (DATA WIDTH)
    8: begin : gen8
     // logic for 8-bit
    end
    16: begin : gen16
     // logic for 16-bit
    end
    default: begin : gen_default
     // default logic
    end
  endcase
endgenerate
```

Useful in flexible bus-width or multi-mode designs

## Case-Generate (Select Instantiation)

```
1
     module generate case example #(
 2
          parameter MODE = 0 // Selects the operation: 0 = AND, 1 = OR, 2 = XOR)
         (input wire a,
 4
          input wire b,
          output wire y
 5
 6
     );
     generate
          case (MODE)
 8
 9
              0: begin : and block
                  assign y = a \& b;
10
11
              end
12
              1: begin : or block
                  assign v = a \mid b;
13
14
              end
              2: begin : xor_block
15
                  assign y = a \wedge b;
16
17
              end
              default: begin : default block
18
19
                  assign y = 1'b0; // Default output
20
              end
          endcase
21
22
     endgenerate
     endmodule
23
```



Thank you!

**Happy Learning**