Verilog HDL:


Examples: Sequential Circuits

Pravin Zode

Outline

- D-Latch and D-FF
- Reset(Synchronous & Asynchronous)
- SR Latch
- JK Flip-Flop
- Shift Register
- Counters

Types of Triggering



3

D-Latch & D-FF

```
module latch (D, clk, Q);
1
                                    1
                                         module flipflop (D, Clock, Q);
    input D, clk;
                                         input D, Clock;
3
    output reg Q;
                                    3
                                         output reg Q;
    always @(D, clk)
4
                                         always @(posedge Clock)
                                    4
5
     if (clk)
                                    5
                                             Q \leftarrow D;
6
         Q = D;
                                         endmodule
                                    6
    endmodule
```

D-Latch D-FlipFlop

D-Latch & D-FF

D-Latch

```
module latch (D, clk, Q);
1
                                    1
                                         module flipflop (D, Clock, Q);
    input D, clk;
                                         input D, Clock;
3
    output reg Q;
                                    3
                                         output reg Q;
    always @(D, clk)
4
                                         always @(posedge Clock)
                                    4
5
     if (clk)
                                    5
                                             Q \leftarrow D;
6
         Q = D;
                                         endmodule
                                    6
    endmodule
```

D-FlipFlop

24-Sep-25 Pravin Zode

Reset (Synchronous & Asynchronous)

Synchronous Reset (waits for clock edge)

```
always @(posedge clk) begin
  if (reset) q <= 0;
  else     q <= q + 1;
end</pre>
```

Resets q to 0 only on the rising edge of clk

Asynchronous Reset (immediate reset)

```
always @(posedge clk or posedge reset) begin


if (reset)
    q <= 0;
    Resets q to 0 as soon as reset
    else
          q <= q + 1;
          hasn't ticked</pre>
```

Flip-Flop Synchronous & Asynchronous Reset

```
module flipflop_ar (D, Clock, Resetn, Q);
1
    input D, Clock, Resetn;
    output reg Q;
    always @(posedge Clock, negedge Resetn)
5
    if (Resetn == 0)
6
        0 <= 0;
7
    else
                                                            D flip-flop with
        0 \le D;
8
                                                            synchronous reset
    endmodule
9
                                       module flipflop_sr (D, Clock, Resetn, Q);
D flip-flop with
                                       input D, Clock, Resetn;
                                  3 output reg Q;
asynchronous reset
                                  4 always @(posedge Clock)
                                  5 \rightarrow if (Resetn == 0)
                                           0 <= 0;
                                  7 \vee else
                                           0 \le D;
                                  8
```


9 endmodule

SR Latch



Truth Table

Set Reset Output
O O No change*
1 O Q=1
O 1 Q=O
1 1 Invalid
state
*can be used for



Truth Table

data storage

* can be used for data storage

8

SR Latch

Dataflow Model

```
// SR Latch using NOR gates
module sr latch (
    input S, // Set input
    input R, // Reset input
    output Q, // Normal output
    output Qbar // Complement
);
    // Cross-coupled NOR gates
    assign Q = \sim (R \mid Qbar);
    assign Qbar = \sim (S \mid Q);
endmodule
```

Gate Level Model

```
// SR latch - gate-level
modeling using NOR primitives
module sr latch gatelevel (
    input S, // Set
    input R, // Reset
    output Q, // Normal output
    output Qbar // Complement
nor u1(Q,R, Qbar);
nor u2(Qbar, S, Q);
endmodule
```

SR Flip-Flop (version-1)


```
// Clocked SR FF (Behavioral using if-else with explicit condn)
module sr ff ifelse (
    input clk, // Clock input
    input S, // Set input
   input R, // Reset input
   output req Q, // Normal output
   output reg Qbar // Complement output
);
   always @(posedge clk) begin
       if (S==1 \&\& R==0)
           Q <= 1; // Set
       else if (S==0 \&\& R==1)
           Q <= 0; // Reset
       else if (S==0 \&\& R==0)
           Q <= Q; // Hold (no change)
       else if (S==1 \&\& R==1)
           0 <= 1'bx; // Invalid case</pre>
   end
   assign Qbar = \sim Q;
endmodule
```

SR Flip-Flop (version-2)

```
// Clocked SR Flip-Flop (Behavioral using if-else)
module sr ff ifelse (
   input clk, // Clock input
   input S, // Set input
   input R, // Reset input
   output reg Q, // Normal output
   output reg Qbar // Complement output
);
   always @(posedge clk) begin
       if (S && ~R)
                          // Set
         O <= 1;
       else if (~S && R)
         O <= 0;
                         // Reset
       else if (~S && ~R)
         Q \le Q; // Hold (no change)
       else
           Q <= 1'bx;  // Invalid case (S=R=1)
   end
   assign Qbar = \sim Q;
endmodule
```

JK Flip-Flop (version-1)

 It is modified version of SR FF invented by Jack Kilby from Texas Instruments



JK Flip-Flop Truth Table

	Clock	Input		Output		Description
	Clk	J	K	Q	Q	-
same as for the SR Latch	Х	0	0	1	0	Memory no change
	Х	0	0	0	1	
		0	1	1	0	Reset Q » 0
	Х	0	1	0	1	
		1	0	0	1	Set Q » 1
	Х	1	0	1	0	
toggle action		1	1	0	1	Toggle
		1	1	1	0	


JK Flip-Flop Verilog Code (Version-1)

```
// JK Flip-Flop (Behavioral, using if-else)
module jk ff (
   input clk, // Clock input
   input J, // J input
   input K, // K input
   output reg Q, // Normal output
   output Qbar // Complement output
);
   always @(posedge clk) begin
       if (J==0 \&\& K==0)
         Q \leftarrow Q; // Hold (no change)
       else if (J==0 \&\& K==1)
           Q <= 0; // Reset
       else if (J==1 \&\& K==0)
           Q <= 1; // Set
       else if (J==1 \&\& K==1)
           Q <= ~Q; // Toggle
   end
   assign Qbar = \sim Q;
endmodule
```

JK Flip-Flop Verilog Code (Version-2)

```
// JK Flip-Flop (Behavioral, using case statement)
module jk ff case (
    input clk, // Clock input
   input J, // J input
   input K, // K input
   output reg Q, // Normal output
   output Qbar // Complement output
);
    always @(posedge clk) begin
       case ({J,K})
           2'b00: Q <= Q; // Hold (no change)
           2'b01: Q <= 1'b0; // Reset
           2'b10: Q <= 1'b1; // Set
           2'b11: Q <= ~Q; // Toggle
       endcase
   end
   assign Qbar = \sim Q;
endmodule
```

Shift Register



```
module shift3 (w, Clock, Q);
     module shift3 (w, Clock, Q);
                                         1
 1
                                              input w, Clock;
     input w, Clock;
                                              output reg [1:3] Q;
 3
     output reg [1:3] Q;
                                              always @(posedge Clock)
                                         4
     always @(posedge Clock)
 4
                                         5
                                              begin
     begin
                                                  Q[3] = w;
                                         6
 6
          Q[3] \leftarrow w;
                                                  Q[2] = Q[3];
          Q[2] <= Q[3];
                                                  Q[1] = Q[2];
                                         8
 8
          Q[1] <= Q[2];
                                         9
                                              end
9
     end
                                              endmodule
                                        10
10
     endmodule
```

Three-bit shift register

Wrong code for a three-bit shift register


Shift Register


19

```
module shiftreg_4bit (clock, clear, A, E);
 1
                                                          module shiftreg_4bit_tb;
                                                     1
 2
     input clock, clear, A;
                                                          reg clk, clr, in; wire out; integer i;
     output reg E;
                                                          shiftreg 4bit SR (clk, clr, in, out);
     reg B, C, D;
                                                          initial
     always @(posedge clock or negedge clear)
 5
                                                          begin clk = 1'b0; #2 clr = 0; #5 clr = 1;
 6
     begin
                                                     6
                                                          end
     if (!clear)
                                                          always #5 clk = ~clk;
 8
     begin
                                                     8
                                                          initial begin #2;
          B<=0; C<=0; D<=0; E<=0;
                                                          repeat (2)
                                                     9
     end
                                                          begin #10 in=0; #10 in=0; #10 in=1; #10 in=1;
10
                                                    10
     else
                                                          end
11
                                                    11
                                                    12
                                                          end
     begin
12
                                                          initial
                                                    13
          E <= D;
13
                                                          begin
                                                    14
14
          D <= C;
                                                          $dumpfile ("shifter.vcd");
                                                    15
15
          C \leq B;
                                                          $dumpvars (0, shift_test);
                                                    16
          B <= A;
16
                                                          #200 $finish;
                                                    17
17
      end
                                                    18
                                                          end
18
     end
                                                    19
                                                          endmodule
     endmodule
```

Shift Register (Loadable)


- Load signal is used to decide the operation
- If load =0, it holds
- If load =1, it load new value





Shift Register (Clear & Loadable)

- load and clear decides the operation
- if clear is 1, load is not considered, and output is 0
- if load =0, it holds
- if load =1, it loads new value



Extend this to 4-bit shift register

Counter

Purpose of Counters

- Used to count various operations and events
- Store and display the number of occurrences and repetitions


Types of Counters

- Synchronous Counters all flip-flops triggered by the same clock
- Asynchronous Counters flip-flops triggered in sequence

Implementation

Mostly designed using JK Flip-Flops (JK FFs)

Asynchronous Counter



Asynchronous Up-Counter

```
1
      module async counter(
          input clk,
 2
 3
        output reg [3:0] count );
 4
          initial count = 0;
 5
 6
 7
          always @(posedge clk) begin
               count[0] <= ~count[0];</pre>
 8
 9
          end
10
11
          always @(posedge count[0]) begin
              count[1] <= ~count[1];</pre>
12
13
          end
14
15
          always @(posedge count[1]) begin
16
               count[2] \leftarrow count[2];
17
          end
18
19
          always @(posedge count[2]) begin
20
               count[3] \leftarrow count[3];
21
          end
22
23
      endmodule
```


Pattern Counter-Ring Counter

- A circular shift register where the output of the last flip-flop is fed back to the first.
 - Requires n flip-flops for n states.
 - Example: 4-bit Ring Counter → 4 states
- $1000 \rightarrow 0100 \rightarrow 0010 \rightarrow 0001 \rightarrow 1000 \dots$
- Applications:
 - Sequence generation
 - Timing signals
 - Control logic

Pattern Counter-Ring Counter

- The ring counter is application of shift register, in which the output of last flip flop is connected to input of first flip flop
- In ring counter if the output of any flip flop is 1, then the output of remaining flip flops is 0.


RING COUNTER



Pattern Counter-Johnson Counter

A Johnson counter is a type of shift register counter where the inverted output of the last flip-flop is fed back to the input of the first flip-flop (Twisted Ring Counter)

JOHNSON'S COUNTER



Pattern Counter-Johnson Counter

Clock no.	D3	D2	DI	D0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	. 0	0	0	1
8	0	0	0	0
9	1	0	0	0

```
module Counter_4_Johnson(clk,reset,count);
 1
     input clk,reset;
     output reg[3:0]count;
     reg [3:0]temp;
 4
     always @(posedge clk or reset)
     begin
 6
     if (reset==1)
          temp = 4'b0000;
 8
     else
10
     begin
          temp = \{\sim \text{temp}[0], \text{temp}[3:1]\};
11
     end
12
13
     assign count =temp;
     end
14
     endmodule
15
```


Counter

```
1
                                                module test counter;
                                                reg clk, clr;
                                           2
                                               wire [7:0] out;
                                           3
                                                counter CNT (clr, clk, out);
                                           4
                                                initial clk = 1'b0;
     module counter (clear, clock, count);
                                           5
1
     parameter N = 7;
2
                                                always #5 clk = ~clk;
                                           6
     input clear, clock;
3
                                           7
                                                initial
4
    output reg [0:N] count;
                                           8
                                                begin
     always @(negedge clock)
5
                                           9
                                                clr = 1'b1;
6
     if (clear)
                                               #15 clr = 1'b0;
                                          10
7
        count <= 0;
                                          11
                                               #200 clr = 1'b1;
8
     else
                                               #10 $finish;
                                          12
9
         count <= count + 1;
                                          13
                                                end
     endmodule
10
                                          14
                                                initial
                                          15
                                               begin
                                          16
                                                $dumpfile ("counter.vcd");
                                                $dumpvars (0, test_counter);
                                          17
                                          18
                                                $monitor ($time, " Count: %d", out);
                                                end
                                          19
                                               endmodule
                                          20
```

Clock Divider

LED Blinking Example

```
module ledblink(clk,led);
 1
 2
     input clk; output led; reg led;
 3
 4
     reg[23:0] cnt;
 5
 6
     always @(posedge clk)
     begin
8
          cnt <= cnt + 1'b1;
 9
          led<=cnt[23];</pre>
10
     end
     endmodule
11
```



Thank you!

Happy Learning