

# Yosys Installation Guide

September 25, 2025

## Install the required setup files with sudo.

```
sudo apt install gcc clang python3 python3-setuptools make git
```

## Installation

### Linux (Build from Source)

For the latest version:

```
# Install dependencies
```

```
sudo apt install build-essential clang bison flex \
  libreadline-dev gawk tcl-dev libffi-dev git \
  graphviz xdot pkg-config python3
```

```
# Clone and build
```

(Select File Directory as Desktop)

Step 1: `git clone https://github.com/YosysHQ/yosys.git`

Step 2: `cd yosys`

Step 3: `make -j$(nproc)`

Step 4: `sudo make install`

Step 5: `make test`

// `test` to confirm successful installation

## Windows (via WSL)

- Install **Windows Subsystem for Linux (WSL)**.
- Choose Ubuntu as your distribution.
- Follow the Linux installation instructions above inside WSL.


## Running Yosys

### Launching Yosys

Start Yosys with:

```
./yosys or yosys
```

This opens the interactive Yosys shell.



```
dvlsi@cdac-H510:~/Desktop/yosys$ ./yosys

/-----\
| yosys -- Yosys Open SYnthesis Suite          |
| Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com> |
| Distributed under an ISC-like license, type "license" to see terms |
\-----/
Yosys 0.57+198 (git sha1 9c1d0a234, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

yosys> █
```

### Synthesizing a Verilog File

Assume we have a file `counter.v` or create one synthesizable file:

```
module counter(input clk, input rst, output reg [3:0] out);
    always @(posedge clk or posedge rst) begin
        if (rst)
            out <= 0;
        else
            out <= out + 1;
    end
endmodule
```

To synthesize:

Step 1: `initilize yosys`

Step 2: `read -sv <path-to-file>/<file-name>.v`

Step 3: `hierarchy -top <top-module-name>`

(`set` hierarchy to top module without `.v` extension)

Step 4: `write_rtlil`

Step 5: `proc; opt`

Step 6: `show \<module-name>`

(`\<module-name>` is required when there are multiple instances)

## Direct Synthesis

```
yosys -p "read_verilog counter.v; synth; show"
```

## Generating a Netlist

To write a synthesized netlist:

```
yosys -p "read_verilog counter.v; synth; write_verilog counter_netlist.v"
```

# 1 Flag Explanation

Explanation:

- `read_verilog` loads the Verilog source.
- `write_rtlil` write immediate rtl
- `proc` process translation
- `opt` simple optimization
- `synth` runs generic synthesis.
- `show` opens a schematic viewer.
- `-sv` This is the crucial option. By default, Yosys assumes the input is standard Verilog-2005. Adding `-sv` tells the Verilog frontend to parse the file using the SystemVerilog syntax and features