Verilog HDL: Testbenches

Pravin Zode

Outline


- Basics and Role of Testbench
- Component of Testbench
- Exercises

Introduction

- A testbench is a Verilog module used to verify the functionality of a Device Under Test (DUT)
- It is a non-synthesizable module designed for simulation only.
- Used to apply stimulus and observe DUT responses.
- Essential for validating digital designs before implementation

Role of Testbench

- Stimulus generation: Provides input signals to the DUT
- Response observation: Captures and checks DUT output
- No I/O ports: Unlike hardware modules, a testbench is selfcontained
- Simulation control: Defines test sequences and simulation duration



Component of Testbench

- DUT Instantiation Connects DUT signals with testbench variables
- Stimulus Generation Uses initial or always blocks to apply inputs.
- Monitoring & Verification Uses \$monitor, \$display, or file I/O to observe output.
- Simulation Control Ends simulation using \$finish

Why Testbench Not Have Inputs and Outputs?

Self-Contained Simulation :

- A testbench is not a hardware entity; it is purely for simulation.
- It is used to apply test vectors and observe outputs within the same module.


Direct Signal Driving and Observation:

- The testbench defines registers (reg) to drive inputs to the DUT.
- The testbench defines wires (wire) to capture DUT outputs.


No Need for Port Declaration :

 Since a testbench is not synthesized into hardware, it does not require input and output ports like a synthesizable module.

Testbench Structure



$$F = \sum_{A,B,C} (0,2,6) = A' \cdot B' \cdot C' + A' \cdot B \cdot C' + A \cdot B \cdot C'$$



Stimulus patterns are generated in the test bench and driven into the DUT. The patterns should cover every possible input condition. The output of the DUT can be viewed as a waveform in a simulation tool. Verilog also has constructs to perform automated checking against a description of the expected outputs.

Testbench Structure

SystemX TB.v timescale 1ns/1ps Whenever delay is used, a timescale should be defined. module SystemX TB (); Type "reg" is used for the reg A TB, B TB, C TB; ← inputs of the DUT, "wire" is wire F TB; used for the outputs. SystemX DUT (.F(F TB), .A(A TB), .B(B TB), .C(C TB)); - Instantiate the DUT. initial begin An initial block can be A TB=0; B TB=0; C TB=0; used to drive in a series A TB=0; B TB=0; C TB=1; #10 #10 A TB=0; B TB=1; C TB=0; of stimulus patterns. #10 A TB=0; B TB=1; C TB=1; The block contains #10 A TB=1; B TB=0; C TB=0; delayed assignments #10 A TB=1; B TB=0; C TB=1; that will drive in all #10 A TB=1; B TB=1; C TB=0; possible patterns into the #10 A TB=1; B TB=1; C TB=1; end combinational logic circuit. This will execute endmodule once.

Initial Procedural Statement

- The initial block in Verilog is used to execute a set of procedural statements once at the beginning of simulation
- Ideal for initializing values or setting up conditions for the design

```
initial begin

// Statements to be executed at the start of simulation
end
```

Initial Procedural Statement

Key Features:

- Executes once at the start of simulation
- Useful for initializing signals, variables, or performing simulation-specific setup
- Can contain multiple sequential statements
- Can be used to generate test vectors or initial conditions for

simulation

```
initial begin
A = 0;  // Initialize variable A to 0
B = 1;  // Initialize variable B to 1
#10 A = 1; // After 10 time units, set A to 1
end
```

 Note: The initial block is not synthesizable, meaning it is used for simulation purposes only and does not translate to hardware

Console output

Why Display Values?

- Helps observe internal signals during simulation
- Useful for debugging and verifying logic

\$display

- Prints once when executed
- Good for specific events or checkpoints

\$monitor

- Prints automatically whenever any listed signal changes
- Best for continuous signal tracking

```
$display("A = %b, B = %b", A, B);
$monitor("Time = %0t | A = %b, B = %b", $time, A, B);
```

When to Use What?

\$display

- For testbench messages, print message once
- Printing at specific simulation times
- Debugging state transitions selectively

\$monitor

- To continuously observe signal values
- Debugging unexpected signal changes
- When you want real-time tracking

timescale

'timescale

- Specifies time unit and time precision for simulation
- It should be placed at the top of testbench file

- 1ns: each #1 = 1 nanosecond
- 1ps: round-off accuracy = 1 picosecond

Basic Testbench Structure

```
module and_gate ( a,b,y);
input a, b;
output y;
assign y = a & b;
endmodule;
```

```
module andgate tb;
reg A, B;
wire Y:
and gate a1 (.a(A), .b(B), .v(Y));
initial
begin
$monitor(A, B, Y);
 A = 1'b0; B = 1'b0;
  #5
  A = 1'b0; B = 1'b1;
  #5
  A = 1'b1; B = 1'b0;
  #5
 A = 1'b1; B = 1'b1;
 end
endmodule
```

Example: AND Gate

```
module and_gate ( a,b,y);
input a, b;
output y;
assign y = a & b;
endmodule;
```

```
module andgate tb;
reg A, B;
wire Y;
and gate a1 (.a(A), .b(B), .y(Y));
initial
begin
$monitor(A, B, Y);
  A = 1'b0; B = 1'b0;
  #5
  A = 1'b0; B = 1'b1;
  #5
  A = 1'b1; B = 1'b0;
  #5
 A = 1'b1; B = 1'b1;
 end
endmodule
```

Example: AND Gate

```
`timescale 1ns / 1ps
 1
 2
 3
     module and_gate_tb;
 4
         reg a, b;
 5
         wire y;
 6
 7
         and_gate uut (.a(a), .b(b), .y(y));
 8
 9
         initial begin
             $monitor("Time=%0t | a=%b, b=%b => y=%b", $time, a, b, y);
10
11
            a = 0; b = 0; #10;
12
            a = 0; b = 1; #10;
13
             a = 1; b = 0; #10;
14
15
             a = 1; b = 1; #10;
16
             $finish;
17
18
         end
     endmodule
19
```

Example: Adder

```
module full adder(input a, input b, input cin, output sum, output cout);
1
       assign {cout, sum} = a + b + cin;
 2
     endmodule
 3
 4
 5
     module tb full adder;
 6
       reg a, b, cin;
 7
       wire sum, cout;
 8
9
       full adder fa(a, b, cin, sum, cout);
10
       initial begin
11
12
         $monitor("Time=%0d | a=%b b=%b cin=%b | sum=%b cout=%b",
13
                   $time, a, b, cin, sum, cout);
         a = 0; b = 0; cin = 0;
14
         #10 a = 0; b = 0; cin = 1;
15
16
         #10 a = 0; b = 1; cin = 0;
         #10 a = 0; b = 1; cin = 1;
17
         #10 a = 1; b = 0; cin = 0;
18
         #10 a = 1; b = 0; cin = 1;
19
20
         #10 a = 1; b = 1; cin = 0;
         #10 a = 1; b = 1; cin = 1;
21
22
         #10 $finish;
23
       end
     endmodule
24
```

Always Block

- Repeat commands throughout the duration of simulation
- More than one execution block run in parallel

```
`timescale 1ns / 1ps
 2
 3 \sim module and gate tb;
         reg a, b;
 4
         wire y;
 6
 7
         and_gate uut (.a(a), .b(b), .y(y));
 8
 9 ~
         initial begin
             a = 0; b = 0;
10
11
         end
12
13
         always #5 a = ~a; // Toggle 'a' every 5 time units
         always #10 b = ~b; // Toggle 'b' every 10 time units
14
15
16 ∨
         initial begin
             #40; // Run simulation for 40 time units
17
18
             $finish;
19
         end
     endmodule
20
```

Using For loop

```
`timescale 1ns / 1ps
 3 ∨ module and gate tb;
         reg a, b;
 4
 5
         wire y;
 6
          integer i;
 8
          and gate uut (.a(a), .b(b), .y(y));
 9
10 ~
          initial begin
11 ∨
              for (i = 0; i < 4; i = i + 1) begin
12
                  {a, b} = i; // Assign different input combinations
13
                  #10;
                  display("Time=\%0t \mid a=\%b, b=\%b \Rightarrow y=\%b", $time, a, b, y);
14
15
              end
              $finish;
16
17
          end
     endmodule
18
```

Using Task

```
`timescale 1ns / 1ps
 1
 2
     module and gate tb;
 3
         reg a, b;
 4
 5
         wire y;
 6
         and_gate uut (.a(a), .b(b), .y(y));
 7
 8
         task apply_inputs(input reg ta, input reg tb);
 9
10
              begin
                  a = ta; b = tb;
11
12
                  #10;
                  display(Time=\%0t \mid a=\%b, b=\%b \Rightarrow y=\%b'', time, a, b, y);
13
14
              end
15
         endtask
16
         initial begin
17
              apply inputs(0, 0);
18
19
              apply_inputs(0, 1);
              apply inputs(1, 0);
20
              apply_inputs(1, 1);
21
22
              $finish;
23
         end
24
     endmodule
```

Using Case

```
`timescale 1ns / 1ps
 1
 2
 3 \sim module and gate tb;
 4
          reg [1:0] test_vector;
         wire y;
 5
          reg a, b;
 6
 7
          and gate uut (.a(a), .b(b), .y(y));
 8
 9
10 ~
          initial begin
11 ∨
              for (test vector = 0; test vector < 4; test vector = test vector + 1) begin
                  {a, b} = test vector;
12
13
                  #10;
14 ∨
                  case (test vector)
                      2'b00: $display("a=0, b=0 => y=%b", y);
15
                      2'b01: $display("a=0, b=1 => y=%b", y);
16
                      2'b10: display("a=1, b=0 \Rightarrow v=\%b", v);
17
18
                      2'b11: display("a=1, b=1 \Rightarrow v=\%b", v);
19
                  endcase
20
              end
              $finish;
21
22
          end
     endmodule
23
```

Self-Checking Testbench

- An automated intelligent testbench
- DUT outputs are captured and compared with reference (expected) values
- Verification is done directly at the command line
- Minimal user interaction required
- Does not depend on manual waveform inspection



Self-Checking Testbench (With assert)

```
`timescale 1ns / 1ps
 1
 2
   module and gate tb;
 4
         reg a, b;
         wire y;
 6
 7
         and gate uut (.a(a), .b(b), .y(y));
 8
 9
         initial begin
             a = 0; b = 0; #10; assert (y == 0) else $error("Test failed for 0,0");
10
11
             a = 0; b = 1; #10; assert (y == 0) else error("Test failed for <math>0,1");
             a = 1; b = 0; #10; assert (y == 0) else $error("Test failed for 1,0");
12
             a = 1; b = 1; #10; assert (y == 1) else $error("Test failed for 1,1");
13
14
             $display("All tests passed!");
15
16
             $finish;
17
         end
     endmodule
18
```

Using File Input (Reading Test Vectors from a File)

```
1
     `timescale 1ns / 1ps
     module and gate tb;
         reg a, b;
 3
 4
         wire y;
         integer file;
 6
 7
          and gate uut (.a(a), .b(b), .y(y));
          initial begin
 9
10
              file = $fopen("test_vectors.txt", "r"); // Open file
              if (file == 0) begin
11
                  $display("Error opening file");
12
                  $finish:
13
14
              end
15
16
              while (!$feof(file)) begin
                  $fscanf(file, "%b %b\n", a, b);
17
                  #10;
18
19
                  display("a=\%b, b=\%b \Rightarrow y=\%b", a, b, y);
20
              end
21
              $fclose(file);
22
              $finish:
23
24
          end
     endmodule
25
```

Test Vector File

```
(test_vectors.txt)

0 0

0 1

1 0

1 1
```

Using Random Stimulus

```
`timescale 1ns / 1ps
 1
 2
     module and gate tb;
         reg a, b;
 4
         wire y;
 6
         integer i;
 8
         and gate uut (.a(a), .b(b), .v(v));
 9
         initial begin
10
11
              for (i = 0; i < 10; i = i + 1) begin
                  a = $random % 2;
12
13
                  b = $random % 2;
14
                  #10;
                  display("a=\%b, b=\%b => y=\%b", a, b, y);
15
16
              end
              $finish;
17
18
         end
     endmodule
19
```

Using FSM

```
`timescale 1ns / 1ps
 1
 2
 3
     module and_gate_tb;
 4
         reg a, b;
         wire v;
         reg [1:0] state;
 6
 7
 8
         and_gate uut (.a(a), .b(b), .y(y));
 9
10
         always @ (state) begin
11
             case (state)
12
                  2'b00: {a, b} = 2'b00;
                 2'b01: \{a, b\} = 2'b01;
13
                 2'b10: {a, b} = 2'b10;
14
15
                  2'b11: {a, b} = 2'b11;
16
             endcase
17
         end
18
         initial begin
19
20
             for (state = 0; state < 4; state = state + 1) begin
21
                  #10;
                  $display("State=%b | a=%b, b=%b => y=%b", state, a, b, y);
22
23
              end
             $finish;
24
25
         end
     endmodule
26
```

Using Function Call


```
1
      `timescale 1ns / 1ps
 2
 3
     module and gate tb;
         reg a, b;
 4
 5
         wire y;
 6
         and_gate uut (.a(a), .b(b), .y(y));
 7
 8
         function bit expected_output(input bit x, input bit y);
 9
10
              expected output = x & y;
         endfunction
11
12
13
         initial begin
14
              repeat (4) begin
15
                  {a, b} = $random % 4; // Random inputs
16
                  #10;
17
                  if (y !== expected output(a, b))
                      $error("Mismatch: a=%b, b=%b => y=%b (Expected: %b)", a, b, y, expected_output(a, b));
18
19
                  else
                      display("a=\%b, b=\%b \Rightarrow y=\%b (Correct)", a, b, y);
20
21
              end
              $finish;
22
23
         end
24
     endmodule
```

Summary

- Verilog testbenches are crucial for simulation and debugging
- Help identify functional issues before synthesis
- Can be extended with advanced verification techniques
- Efficient testbenches improve design reliability

Thank You!

Verilog Testbenches



Your efforts make verification easier!

Thank you!

Happy Learning

29