Verilog HDL: User Defined Primitives

Pravin Zode

Outline

- UDP Introduction
- Types of UDP
- Rules for defining UDP
- Combinational UDP
- Sequential UDP

Introduction

- Verilog includes built-in primitives like and, or, not, nand, nor, etc.
- Designers can also create custom logic blocks called
 User-Defined Primitives (UDPs)
- Instantiated just like gate-level primitives in the design
- Useful for abstracting small logic blocks without full modules

Types of UDP

Combinational UDPs:

- Output depends only on current inputs.
- Example: 4-to-1 Multiplexer

Sequential UDPs:

- Output depends on current inputs + current output (state).
- Output acts as the internal state.
- Examples: Latches, Flip-Flops.

UDP Definition

```
//UDP name and terminal list
 primitive <udp_name> (
 <output_terminal_name> (only one allowed)
 <input_terminal_names>);
 //Terminal declarations
 output <output_terminal_name>;
 input <input_terminal_names>;
 reg <output_terminal_name>; (optional; only for sequential
                                       UDP)
 // UDP initialization (optional; only for sequential UDPs)
 initial <output_terminal_name> = <value>;
//UDP state table
table
    endtable
//End of UDP definition
endprimitive
```

Rules for defining UDP

- Scalar Inputs Only
 - All input terminals must be 1-bit (scalar)
 - Multiple inputs are allowed
- Single Scalar Output
 - Only one 1-bit output terminal is permitted
 - Output must appear first in the terminal list
- Output Declaration
 - Declared using the keyword output
 - In sequential UDPs, it must also be declared as reg.
- Input Declaration
 - Inputs are declared using the input keyword

Rules for defining UDP

- initial statement can be used to initialize state (output)
- This is optional and assigns a 1-bit value to the output
- Valid State Table Values : Allowed entries: 0, 1, X
- z values are not supported and treated as X
- UDPs must be defined at the same level as modules
- Cannot be defined inside modules, but can be instantiated inside them.
- Do not support inout ports
- These rules apply to combinational and sequential UDPs a

Example

Example: Adder

```
1
     // Full Adder Sum Generation using UDP 2 // Full Adder Carry Generation UDP
     // sum = a ^{\circ} b ^{\circ} c
                                                  // cout = (a & b) | (b & c) | (a & c)
                                              3
 5
     primitive udp_sum (sum, a, b, c);
                                                  primitive udp_cy (cout, a, b, c);
 6
       input a, b, c;
                                              6
                                                     input a, b, c;
       output sum;
 7
                                                     output cout;
 8
                                              8
 9
       table
                                                     table
10
       // a b c : sum
                                                     // a b c : cout
                                             10
          000:0;
11
                                                        000:0:
                                             11
12
          0 0 1 : 1;
                                             12
                                                       0 0 1 : 0;
13
          0 1 0 : 1;
                                                       0 1 0 : 0;
                                             13
14
          0 1 1 : 0;
                                                       0 1 1 : 1;
                                             14
          100:1;
15
                                             15
                                                       100:0;
          101:0;
16
                                                       1 0 1 : 1;
                                             16
          1 1 0 : 0;
17
                                                       1 1 0 : 1;
                                             17
18
          1 1 1 : 1;
                                                       1 1 1 : 1;
                                             18
19
       endtable
                                             19
                                                     endtable
20
                                             20
     endprimitive
21
                                                   endprimitive
                                             21
```

Example: Adder (Instantiation)

```
2 // Full Adder Implementation by Instantiating UDPs
3 // SUM = a ^ b ^ c
4 // COUT = (a & b) | (b & c) | (a & c)
5 // ------
6
  wodule full adder (sum, cout, a, b, c);
8
      input a, b, c;
      output sum, cout;
10
      // Instantiate UDP for sum
11
12
      udp_sum SUM (sum, a, b, c);
13
14
      // Instantiate UDP for carry
15
      udp cy CARRY (cout, a, b, c);
    endmodule
16
```

Example: Expression

```
1
     // Verilog model: User-defined Primitive
     primitive UDP_1 (D, A, B, C);
     output D;
     input A, B, C;
4
     //Truth table f (A, B, C) =SOP(0, 2, 4, 6, 7);
6
     table
     // A B C : D // Column header comment
8
     000:1;
9
     0 0 1 : 0;
10
     0 1 0 : 1;
11
     0 1 1 : 0;
                                                      UDP
12
   100:1;
13
    1 0 1 : 0;
14
     1 1 0 : 1;
15
     1 1 1 : 1;
16
     endtable
     endprimitive
17
     // Instantiate primitive
18
     module Circuit with UDP 1 (e, f, a, b, c, d);
19
20
     output e, f;
     input a, b, c, d
21
22
     UDP_1 x1 (e, a, b, c);
     and a1 (f, e, d); // Option gate instance name omitted
23
     endmodule
24
```

Rules for State Table Entries

- Input Order is Crucial: Inputs in the state table must appear in the same order as listed in the terminal definition
- Inputs and output in the state table are separated by a colon (:).
- Each state table entry must end with a semicolon (;)
 All valid input combinations that produce a known output must be explicitly written.
- Define all possible combinations, especially those involving X values, to avoid ambiguous outputs.

UDP with Don't care

```
primitive udp_or (out, a, b);
 1
       output out;
 2
 3
       input a, b;
 4
 5
       table
 6
       // a b : out
          0 0:0;
8
          0 1:1;
 9
          1 0 : 1;
10
          1 1:1;
11
12
          0 x : x; // optional: or define 0 x : x;
13
          x 0 : x;
14
          1 x : 1; // logic holds if one input is 1
15
            1:1;
          Х
16
          X \quad X : X;
       endtable
17
     endprimitive
18
```

UDP with Don't care shortcut

```
primitive udp_or (out, a, b);
 1
       output out;
       input a, b;
3
4
                           • ? means 0, 1, or x \rightarrow "don't care"
5
       table
6
       // a b : out
                              for matching purposes.
          0 0:0;
          ? 1:1;
                           So:
          1 ?: 1;
                           • ? 1 : 1; covers {0 1}, {1 1}, {x 1}
10
          x \theta : x;
11
          0 x : x;
                           1?:1; covers {1 0}, {1 1}, {1 x}
12
          X \quad X : X;
13
       endtable
     endprimitive
14
```

Example: Combinational UDPs


```
1
     primitive comb udp (out, a, b);
 2
       output out;
       input a, b;
       table
 5
        // a b : out
            0 0 : 0;
 6
                                                          Expected Output:
 7
          0 1 : 1;
 8
           1 0 : 1;
            1 1 : 0;
 9
10
       endtable
     endprimitive
11
12
13
     module tb comb udp;
14
       reg a, b;
15
      wire out;
16
       comb udp uut(out, a, b);
17
       initial begin
18
         $monitor("At time %0t: a=%b, b=%b, out=%b", $time, a, b, out);
19
         a = 0; b = 0; #10;
20
       a = 0; b = 1; #10;
21
      a = 1; b = 0; #10;
22
         a = 1; b = 1; #10;
23
       end
24
     endmodule
```

```
At time 0: a=0, b=0, out=0
At time 10: a=0, b=1, out=1
At time 20: a=1, b=0, out=1
At time 30: a=1, b=1, out=0
```

Example: UDP Instance

```
primitive comb udp (out, a, b);
 1
     module udp instance;
                                                     output out;
 2
      reg a, b;
                                                     input a, b;
      wire y;
                                                    table
      comb udp my_udp (y, a, b);
 4
                                                      // a b : out
 5
     endmodule
                                                         0 0 : 0;
 6
                                                        0 1 : 1;
                                                         1 0 : 1;
 7
     module tb udp instance;
                                                         1 1 : 0;
       reg a, b;
 8
                                                     endtable
       wire v:
 9
                                                   endprimitive
10
       comb_udp uut (y, a, b);
11
      initial begin
      $monitor("At time %0t: a=%b, b=%b, y=%b", $time, a, b, y);
12
      a = 0; b = 0; #10;
13
14
        a = 0; b = 1; #10;
15
      a = 1; b = 0; #10;
                                                    Expected Output:
        a = 1; b = 1; #10;
16
17
        $finish;
18
       end
                                                      At time 0: a=0, b=0, y=0
     endmodule
19
                                                      At time 10: a=0, b=1, y=1
                                                      At time 20: a=1, b=0, y=1
                                                      At time 30: a=1, b=1, y=0
```

Example: Combinational UDPs



S1	S0	Out
0	0	10
0	1	I1
1	0	I2
1	1	13

```
// 4-to-1 multiplexer. Define it as a primitive
primitive mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
// Port declarations from the I/O diagram
output out;
input i0, i1, i2, i3;
input s1, s0;
table
                   i3, s1
  //
      i0
          i1
                            s0
                                : out
                                : x ;
                            \mathbf{x}
                                : x ;
endtable
```

endprimitive

Sequential UDPs

- Sequential UDP must be declared as reg, since it stores state Uses internal state (reg) to store values
- A sequential UDP may use an initial block to initialize the output value before simulation starts
- State Table Format:
- Three fields separated by colons (:)
 - Inputs
 - Current state (value of the output reg)
 - Next state
- Example format:

10:0:1; (Input = 10, Current State = 0, Next State = 1)

Sequential UDPs

Input Specification Types:

- Level-sensitive: Responds to input values (like 0 or 1)
- Edge-sensitive: Responds to input transitions ((01), (10), etc.)

Next State Logic:

- Determined based on inputs + current state
- The next state becomes the output for the next evaluation

Sequential UDPs

Complete Specification Required:

- Must define all valid combinations of input + current state to avoid unknown (X) results.
- Incomplete tables result in unpredictable outputs during simulation

Level-sensitive vs Edge-sensitive:

- Level-sensitive UDP: Behaves like latches
- Edge-sensitive UDP: Behaves like flip-flops (e.g., D flip-flop triggered on clock edge).

UDP Table Symbols

Shorthand Symbols	Meaning	Explanation
?	0, 1, x	Cannot be specified in an output field
ъ	0, 1	Cannot be specified in an output field
-	No change in state value	Can be specified only in output field of a sequential UDP
r	(01)	Rising edge of signal
f	(10)	Falling edge of signal
p	(01), (0x) or (x1)	Potential rising edge of signal
n	(10), (1x) or (x0)	Potential falling edge of signal
*	(??)	Any value change in signal

UDP Table Symbols

```
table
    // d clock clear : q : q+ ;
       ? ? 1 : ? : 0 ; //output = 0 if clear = 1
? ? f : ? : - ; //ignore negative transition of clear
          f 0 : ? : 1 ; //latch data on negative transition of
         f 0 : ? : 0 ; //clock
       ? (1x) 0 : ? : - ; //hold q if clock transitions to unknown
                                        //state
          p 0 : ? : - ; //ignore positive transitions of clock
           ?0 : ? : - ; //ignore any change in d when
                          //clock is steady
endtable
```

Example: Level-Sensitive Sequential UDPs

```
primitive level_seq_udp (out, clk, d);
 1
 2
      output out;
      reg out;
       input clk, d;
      table
        // clk d : state : new_state
           0 ? : ? : - ; // No change when clk = 0
 7
           1 0 : ? : 0;
 8
           1 1: ? : 1:
 9
      endtable
10
     endprimitive
11
12
13
     module tb level seg udp;
                                                        Expected Output:
14
       reg clk, d;
15
      wire out;
      level seq udp uut(out, clk, d);
16
                                                          At time 5: clk=1, d=1, out=1
17
      initial begin
                                                          At time 15: clk=1, d=0, out=0
       clk = 0; d = 0;
18
19
       #5 clk = 1; d = 1;
        #5 clk = 0;
20
       #5 clk = 1; d = 0;
21
22
        #5 clk = 0;
23
      end
       initial $monitor("At time %0t: clk=%b, d=%b, out=%b", $time, clk, d, out);
24
     endmodule
25
```

Example: Level-Sensitive Sequential UDPs

```
// Define level-sensitive latch using a sequential UDP
1
     primitive latch(q, d, clock, clear);
    // Output declaration
     output q;
     reg q; // 'q' must be reg for sequential UDP
    // Input declaration
     input d, clock, clear;
    // Initialize output
8
     initial
     q = 0; // Set initial value of q
10
11
    // State table definition
     // Format: d clock clear : current state : next state ;
12
13 \table
14
        // Clear active (asynchronous clear)
        ? ? 1 : ? : 0 ; // Clear overrides everything
15
        // Latch behavior when clock is high and clear is low
16
        1 1 0: ? : 1; // Latch data = 1
17
        0 1 0: ? : 0; // Latch data = 0
18
        // Retain value when clock is low and clear is inactive
19
20
         ? 0 0: ? :-; // Hold previous state
     endtable
21
     endprimitive
22
```

Example: Edge-Sensitive Sequential UDPs

```
1
     primitive edge seq udp (out, clk, d);
      output out;
 2
 3
      reg out;
      input clk, d;
 4
 5
      table
 6
        // clk d : state : new_state
 7
          (01) 0 : ? : 0;
          (01) 1 : ? : 1;
 8
      endtable
 9
10
     endprimitive
11
12
     module tb edge seq udp;
                                                   Expected Output:
13
      reg clk, d;
14
      wire out;
15
      edge seq udp uut(out, clk, d);
                                                     At time 5: clk=1, d=1, out=1
      initial begin
16
                                                     At time 15: clk=1, d=0, out=0
      clk = 0; d = 0;
17
       #5 clk = 1; d = 1;
18
        #5 clk = 0;
19
      #5 clk = 1; d = 0;
20
21
       #5 clk = 0;
22
      end
      initial $monitor("At time %0t: clk=%b, d=%b, out=%b", $time, clk, d, out);
23
     endmodule
24
```

Example: Edge-Sensitive Sequential UDPs

```
// Define an edge-sensitive sequential UDP (D Flip-Flop with asynchronous clear)
1
     primitive edge dff(q, d, clock, clear);
     // Declarations
 3
4
     output q;
     reg q; // Must be reg to store state
 6
     input d, clock, clear;
     // Initialization
 7
8 \( \times \) initial
9
         q = 0;
     // State table
10
11
     // Format: d clock clear : q : q+ ;
12 \times table
                 1 : ? : 0 ; // Asynchronous clear
13
14
        ? ? (10): ? : - ; // Ignore negative edge of clear
15
         1 (10) 0 : ? : 1; // Capture data=1 on rising edge of clock
        0 (10) 0 : ? : 0 ; // Capture data=0 on rising edge of clock
16
        ? (1x) 0 : ? : - ; // Hold output if clock becomes unknown after 1
17
18
        ? (0?) 0 : ? : - ; // Ignore positive transitions
19
         ? (x1) 0 : ? : - ; // Ignore positive transitions
         (??) ?:?:-; // Ignore changes in 'd' when clock is steady
20
21
     endtable
22
     endprimitive
23
```

Example: Sequential UDPs (T-FF)

```
// Edge-triggered T-flipflop using UDP
1
2
     primitive T FF(q, clk, clear);
 3
4
    // Output and input declarations
5
    output q;
6
    reg q;
7
     input clk, clear;
8
9
    // No initialization needed; TFF is initialized using clear signal
10
    table
11
    // clk clear : q : q+;
12
13
       ?
            1 : ? : 0; // Asynchronous clear
14
     (10) 0 : 1 : 0 ; // Toggle q on rising edge if q is 1 -> becomes 0
15
     (10) 0 : 0 : 1 ; // Toggle q on rising edge if q is 0 -> becomes 1
     (0?) 0 : ? : - ; // Ignore positive transitions
16
17
     endtable
18
19
     endprimitive
```

Example: Sequential UDPs (Counter)

```
module counter(Q, clock, clear);
1
 2
       output [3:0] 0;
       input clock, clear;
 4
 5
       // Instantiate 4 T flip-flops
 6
       T FF tff0(0[0], clock, clear);
       T FF tff1(0[1], 0[0], clear);
8
       T FF tff2(0[2], 0[1], clear);
       T FF tff3(Q[3], Q[2], clear);
     endmodule
10
```

```
`timescale 1ns / 1ps
 1
 2 ~ module tb counter;
       reg clk, clr;
 3
       wire [3:0] Q;
       // Instantiate the counter
7
       counter uut(Q, clk, clr);
       // Clock generation
 8
       initial begin
 9 ~
         clk = 0;
10
         forever #5 clk = ~clk;
11
12
         // 10ns clock period
13
       end
       // Stimulus
14
       initial begin
15 V
         $dumpfile("counter.vcd");
16
         $dumpvars(0, tb_counter);
17
18
         clr = 1; #10;
19
20
         clr = 0; #200;
21
         $finish;
22
23
       end
     endmodule
24
```

Summary

- User-Defined Primitives (UDP) allow creation of custom Verilog primitives using lookup tables
- UDPs are useful for defining simple, functional blocks in a concise format
- A UDP can have only one output terminal and must be defined at the same level as modules
- UDPs are instantiated like gate-level primitives (e.g., and, or)
- The state table is the core part of a UDP definition.



Thank you!

Happy Learning