
# Verilog HDL: Module Getting Started

**Pravin Zode** 

### Outline

- Structure of Verilog Program
- Ports, Signals, Operators
- Continuous Signal Assignment
- Exercises

# Structure of Verilog program



## Structure of Verilog program


All systems in Verilog are encapsulated inside a module

19-Sep-25 Pravin Zode

#### **Port Definitions**

- The first item in a module is the definition of inputs and outputs (ports).
- Each port must have:
  - User-defined name (case-sensitive, must start with an alphabetic character).
  - Direction: input, output, or inout.
  - Type: Wires, Registers, or Integers (only these are synthesizable).
  - Multiple ports of the same type and direction can be listed on the same line, separated by commas.

#### **Port Definitions**




6

# Signal Declarations

- Internal signals are used for connections within a module.
- Signals must be declared before their first use in the module.
- Declaration format: Type (e.g., wire, reg, integer)
- User-defined name (case-sensitive, must start with an alphabetic character)
- Multiple signals of the same type can be declared on the same line, separated by commas.
- Synthesizable signal types:
  - net (e.g., wire, tri)
  - Reg
  - integer

<type> name;

# Signals and Systems



A new signal is not needed for these connections. The port names can be used to signify the connections instead.

The port names A and B are used in two sub-systems. This is legal since they are named within the lower-level sub-systems. They are not connected to each other implicitly and there is no conflict.

Using the signal name n1 is legal here. The signal does not "see" the duplicate signal name "n1" within the System3 module because they are at different levels of hierarchy.

# Continuous Assignments


- Mainly used to assign values to vector and scalar nets
- Whenever the RHS is changed, the values are assigned
- Continuous assignments can enable modeling of combinational logic
- Through these assignments, the logical expressions can drive the nets

```
wire p, q, r;
assign p = q & r;
```


# **Dataflow Modeling**

- Describes flow of data from inputs to outputs
- Gate level structures are not used
- It uses several operators that act on operands to produce desired results
- Dataflow modeling is used to describe combinational circuits

 Build a circuit with no inputs and one output that outputs a constant 0




 Create a module with one input and one output that behaves like a wire.




 Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections:


$$a -> w, b -> x, b -> y, c -> z$$




Create a module that implements a NOT gate.




Create a module that implements AND gate.




Create a module that implements NOR gate.



Create a module that implements NOR gate.




Create a module that implements an XNOR gate.




# **Declaring Wire**


Wires are used to connect internal components




Implement the following circuit



Create a module with the same functionality as the 7458 chip.
 It has 10 inputs and 2 outputs




## Continuous Assignment with Logical Operators




$$F = \sum_{A,B,C} (0,2,6) = A' \cdot B' \cdot C' + A' \cdot B \cdot C' + A \cdot B \cdot C'$$

Α	В	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0



```
module SystemX (output wire F,
                input
                       wire A, B, C);
   wire An, Bn, Cn; // internal nets
   wire m0, m2, m6;
   assign An = ~A;
                              // Not's
   assign Bn = ~B;
   assign Cn = ~C;
   assign m0 = An & Bn & Cn;
                              // AND's
   assign m2 = An & B & Cn;
   assign m6 = A \& B
                       & Cn;
   assign F = m0 \mid m2 \mid m6;
endmodule
```

#### One-Hot Decoder




$$\begin{aligned} &\text{F0} &= \sum_{A,B,C}(0) = \text{A'}\cdot\text{B'}\cdot\text{C'} \\ &\text{F1} &= \sum_{A,B,C}(1) = \text{A'}\cdot\text{B'}\cdot\text{C} \\ &\text{F2} &= \sum_{A,B,C}(2) = \text{A'}\cdot\text{B}\cdot\text{C'} \\ &\text{F3} &= \sum_{A,B,C}(3) = \text{A'}\cdot\text{B}\cdot\text{C} \\ &\text{F4} &= \sum_{A,B,C}(4) = \text{A}\cdot\text{B'}\cdot\text{C'} \\ &\text{F5} &= \sum_{A,B,C}(5) = \text{A}\cdot\text{B'}\cdot\text{C} \\ &\text{F6} &= \sum_{A,B,C}(6) = \text{A}\cdot\text{B}\cdot\text{C'} \\ &\text{F7} &= \sum_{A,B,C}(7) = \text{A}\cdot\text{B}\cdot\text{C} \end{aligned}$$


```
module decoder_lhot_3to8
  (output wire F0, F1, F2, F3, F4, F5, F6, F7,
   input wire A, B, C);


assign F0 = ~A & ~B & ~C;
  assign F1 = ~A & ~B & C;
  assign F2 = ~A & B & C;
  assign F3 = ~A & B & C;
  assign F4 = A & ~B & C;
  assign F5 = A & ~B & C;
  assign F6 = A & B & C;
  assign F7 = A & B & C;
```


# Exercise: 7 Segment Decoder




# Exercise: 7 Segment Decoder








Α	В	С	Fa	Fb	Fc	Fd	Fe	Ff	Fg
0	0	0	1	1	1	1	1	1	0
0	0	1	0	1	1	0	0	0	0
0	1	0	1	1	0	1	1	0	1
0	1	1	1	1	1	1	0	0	1
1	0	0	0	1	1	0	0	1	1
1	0	1	1	0	1	1	0	1	1
1	1	0	1	0	1	1	1	1	1
1	1	1	1	1	1	0	0	0	0



# Exercise: 7 Segment Decoder




```
module decoder_7seg (output wire Fa, Fb, Fc, Fd, Fe, Ff, Fg, input wire A, B, C);

assign Fa = (~A & ~C) | (B) | (A & C);
assign Fb = (~B & ~C) | (~A) | (B & C);
assign Fc = (A) | (~B) | (C);
assign Fd = (~A & ~C) | (~A & B) | (B & ~C) | (A & ~B & C);
assign Fe = (~A & ~C) | (B & ~C);
assign Ff = (~B & ~C) | (A & ~B);
assign Ff = (~A & B) | (A & ~C) | (A & ~B);
endmodule
```

# Continuous Assignment with Conditional Operators

#### 2:1 Multiplexer



```
assign q = addr ? b : a;
```

```
module mux (
  input wire addr, // Address or control
signal
  input wire a, // Input a
  input wire b, // Input b
  output wire q // Output q
);
  // Conditional assignment
  assign q = addr ? b : a;
```

endmodule

## Continuous Assignment with Conditional Operators

Implement the following truth table using a <u>continuous</u> assignment with conditional operators.

```
module SystemX (output wire F, input wire A, B, C);

assign F = ((A == 1'b0) && (B == 1'b0) && (C == 1'b0)) ? 1'b1 : ((A == 1'b0) && (B == 1'b0) && (C == 1'b1)) ? 1'b0 : ((A == 1'b0) && (B == 1'b1) && (C == 1'b1)) ? 1'b1 : ((A == 1'b0) && (B == 1'b1) && (C == 1'b1)) ? 1'b1 : ((A == 1'b1) && (B == 1'b1) && (C == 1'b1)) ? 1'b0 : ((A == 1'b1) && (B == 1'b0) && (C == 1'b1)) ? 1'b0 : ((A == 1'b1) && (B == 1'b1) && (C == 1'b1)) ? 1'b1 : ((A == 1'b1) && (B == 1'b1) && (C == 1'b1)) ? 1'b1 : ((A == 1'b1) && (B == 1'b1) && (C == 1'b1)) ? 1'b1 : 1'b0;

endmodule
```

```
A B C F
0 0 0 1
0 0 1 0
0 1 0 1
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 1
1 1 0 1
```

```
module SystemX (output wire F, input wire A, B, C);

assign F = ((A == 1'b0) && (B == 1'b0) && (C == 1'b0)) ? 1'b1 : ((A == 1'b0) && (B == 1'b1) && (C == 1'b0)) ? 1'b1 : ((A == 1'b1) && (B == 1'b1) && (C == 1'b0)) ? 1'b1 : 1'b0;

endmodule
```

# **Exercise: Conditional Operators**

Implement the truth table using continuous assignment with conditional operator

```
F = C' \cdot (A' + B)
```

```
A B C F


0 0 0 1
0 0 1 0
0 1 0 1
0 1 0
1 0 0
1 0 1
1 0 1 0
1 1 1 0
1 1 0 1
1 1 0 1
```


# **Exercise: Conditional Operators**

3-to-8 One-Hot Decoder

ABC	F(7)	F(6)	F(5)	F(4)	F(3)	F(2)	F(1)	F(0)
"000"	0	0	0	0	0	0	0	1
"001"	0	0	0	0	0	0	1	0
"010"	0	0	0	0	0	1	0	0
"011"	0	0	0	0	1	0	0	0
"100"	0	0	0	1	0	0	0	0
"101"	0	0	1	0	0	0	0	0
"110"	0	1	0	0	0	0	0	0
"111"	1	0	0	0	0	0	0	0

19-Sep-25 Pravin Zode 30





Thank you!

**Happy Learning**