Two gates, one carried state

Measured outputs for every input triple

	AND		OR	
A B C	After B	After C	After B	After C
0 0 0	**0**	**0**	**0**	**0**
0 0 1	**0**	**0**	**0**	**1**
0 1 0	**0**	**0**	**1**	**1**
0 1 1	**0**	**0**	**1**	**1**
1 0 0	**0**	**0**	**1**	**1**
1 0 1	**0**	**0**	**1**	**1**
1 1 0	**1**	**0**	**1**	**1**
1 1 1	**1**	**1**	**1**	**1**

First output → carry the same state → second output