

DESIGN AND IMPLEMENTATION OF REGENERATIVE LATCH COMPARATORS FOR ANALOG-TO-DIGITAL CONVERTER


A PROJECT REPORT

Submitted by

PREM ARUN P	2022504012
FRANKLIN SAMUVEL G	2022504506
GOKUL V	2022504029

*in partial fulfillment for the award of the degree
of*

**BACHELOR OF ENGINEERING
IN
ELECTRONICS AND COMMUNICATION ENGINEERING**



**DEPARTMENT OF ELECTRONICS ENGINEERING
MADRAS INSTITUTE OF TECHNOLOGY
ANNA UNIVERSITY: CHENNAI - 600 044**

APRIL 2026

BONAFIDE CERTIFICATE

Certified that this project report title “**DESIGN AND IMPLEMENTATION OF REGENERATIVE LATCH COMPARATORS FOR ANALOG-TO-DIGITAL CONVERTER**” is the bonafide work of

PREM ARUN P	2022504012
FRANKLIN SAMUVEL G	2022504506
GOKUL V	2022504029

who carried out the project under my Supervision

SIGNATURE

Dr. P.T.V. BHUVANESHWARI,

Professor and Head,

Department of Electronics Engineering,

Madras Institute of Technology,

Anna University,

Chennai – 600 044.

SIGNATURE

Dr. D. MEGANATHAN,

Professor,

Department of Electronics Engineering,

Madras Institute of Technology,

Anna University,

Chennai – 600 044.

ACKNOWLEDGEMENT

With profound gratitude, we sincerely acknowledge with thanks the opportunity provided to us by our respectful, Dean **Dr. P. JAYASHREE**, Madras Institute of Technology, Anna University for providing a good environment and facilities.

We sincerely express our gratitude to our respectful Professor and Head of the Electronics Engineering, **Dr. P.T.V. BHUVANESWARI**, Madras Institute of Technology, Anna University for her encouragement during the Project work.

We are extremely grateful to our project guide **Dr. D. MEGANATHAN**, Professor, Department of Electronics Engineering for his timely and thoughtful guidance and encouragement for the completion of the project

We wish to extend our sincere thanks to the review panel faculty members **Dr. S. VALLISREE and Dr. S.P JOY VASANTHA RANI** for their valuable suggestions during all the reviews which took our project to greater heights

We would like to thank our project coordinators **Dr. M. VASIM BABU**, Assistant Professor, Department of Electronics Engineering, and **Dr. O. VIGNESH**, Assistant Professor, Department of Electronics Engineering and all the teaching and non teaching staff members of the Department of Electronics Engineering, for their support in all the aspects.

Place: Chennai

Date : 06/04/2026

PREM ARUN P

2022504012

FRANKLIN SAMUVEL G

2022504506

GOKUL V

2022504029

ABSTRACT

This project presents the comparison of various comparator architectures for high-speed and low-power applications. A total of fourteen comparators, including Strong Arm Latch Comparator, Two-Stage Comparator, Modified Strong Arm Comparator, Voltage Sense Amplifier Comparator, PMOS Preamplifier Comparator, Dual-Rail Double Tail Comparator, and other conventional designs, are implemented and analysed. The proposed work focuses on identifying an optimal comparator architecture that offers an efficient trade-off between delay, power consumption, and input-referred offset, which are critical parameters in analog-to-digital conversion.

The designed comparators are thoroughly evaluated using Monte Carlo analysis to understand how variations affect delay and offset. Their power consumption is also analysed using ADE(L) simulations in Cadence Virtuoso. All the designs are implemented using 180nm CMOS technology, which provides a good trade-off between performance, power, and design complexity for this work. Based on the comparison results, the comparator with the best overall performance is selected for further use. This optimized design is then used to build a 4-bit flash Analog-to-Digital Converter (ADC), which achieves better speed and energy efficiency while still operating reliably.

Simulation results indicate that the selected comparator achieves superior performance across all key metrics compared to other architectures considered. By combining systematic analysis with efficient circuit design, this work contributes to the development of high-performance, low-power comparator-based ADC systems suitable for next-generation VLSI and embedded applications.

TABLE OF CONTENTS

CHAPTER NO.	TITLE	PAGE NO.
	ABSTRACT	III
	LIST OF FIGURES	VIII
	LIST OF TABLES	IX
	LIST OF ABBREVIATIONS	X
1	INTRODUCTION	1
	1.1 OVERVIEW OF COMPARATOR	1
	1.1.1 WORKING OF COMPARATOR	1
	1.2 REGENERATIVE LATCH COMPARATOR	2
	1.2.1 OPERATING PHASES	2
	1.2.1(a) RESET PHASE	3
	1.2.1(b) EVALUATE PHASE	3
	1.2.2 OPAMP VS REGENERATIVE LATCH COMPARATOR	4
	1.2.3 ROLE IN ADC	4
	1.3 ANALOG TO DIGITAL CONVERTER (ADC)	5
	1.3.1 TYPES OF ADC	5
	1.3.2 IMPORTANCE OF ADC	5
	1.4 OBJECTIVE OF THE WORK	6
2	LITERATURE SURVEY	7
3	DESIGN OF COMPARATORS	12

	3.1 COMPARATORS' ARCHITECTURES	12
	3.2 RESISTIVE DIVIDER COMPARATOR	13
	3.2.1(a) RESET PHASE	13
	3.2.1(b) EVALUATE PHASE	13
	3.2.2 PARAMETERS ANALYSED	15
	3.3 CHARGE SHARING COMPARATOR	16
	3.3.1(a) RESET PHASE	16
	3.3.1(b) EVALUATE PHASE	16
	3.3.2 PARAMETERS ANALYSED	18
	3.4 LATCH DYNAMIC COMPARATOR	19
	3.4.1(a) RESET PHASE	19
	3.4.1(b) EVALUATE PHASE	19
	3.4.2 PARAMETERS ANALYSED	21
	3.5 OFFSET COMPENSATED COMPARATOR	22
	3.5.1(a) RESET PHASE	22
	3.5.1(b) EVALUATE PHASE	22
	3.5.2 PARAMETERS ANALYSED	24
	3.6 STRONG ARM LATCH COMPARATOR	25
	3.6.1(a) RESET PHASE	25
	3.6.1(b) EVALUATE PHASE	25
	3.6.2 PARAMETERS ANALYSED	27
	3.7 LOW POWER DYNAMIC COMPARATOR	28
	3.7.1(a) RESET PHASE	28
	3.7.1(b) EVALUATE PHASE	28
	3.7.2 PARAMETERS ANALYSED	30
	3.8 THREE STAGE COMPARATOR	31

	3.8.1(a) RESET PHASE	31
	3.8.1(b) EVALUATE PHASE	31
	3.8.2 PARAMETERS ANALYSED	33
	3.9 TWO STAGE COMPARATOR	34
	3.9.1(a) RESET PHASE	34
	3.9.1(b) EVALUATE PHASE	34
	3.9.2 PARAMETERS ANALYSED	36
	3.10 SINGLE TAIL COMPARATOR WITH PMOS SWITCH	37
	3.10.1(a) RESET PHASE	37
	3.10.1(b) EVALUATE PHASE	37
	3.10.2 PARAMETERS ANALYSED	39
	3.11 ELZAKKER COMPARATOR	40
	3.11.1(a) RESET PHASE	40
	3.11.1(b) EVALUATE PHASE	40
	3.11.2 PARAMETERS ANALYSED	42
	3.12 MODIFIED STRONG ARM LATCH COMPARATOR	43
	3.12.1(a) RESET PHASE	43
	3.12.1(b) EVALUATE PHASE	43
	3.12.2 PARAMETERS ANALYSED	45
	3.13 VOLTAGE SENSE AMPLIFIER COMPARATOR	46
	3.13.1(a) RESET PHASE	46
	3.13.1(b) EVALUATE PHASE	46
	3.13.2 PARAMETERS ANALYSED	48
	3.14 PMOS PREAMPLIFIER COMPARATOR	49

	3.14.1(a) RESET PHASE	49
	3.14.1(b) EVALUATE PHASE	49
	3.14.2 PARAMETERS ANALYSED	51
	3.15 DUAL RAIL DOUBLE TAIL COMPARATOR	52
	3.15.1(a) RESET PHASE	52
	3.15.1(b) EVALUATE PHASE	52
	3.15.2 PARAMETERS ANALYSED	54
4	COMPARISON OF COMPARATORS' ARCHITECTURES	55
5	DESIGN OF 4 BIT FLASH ADC	58
	5.1 SAMPLE AND HOLD CIRCUIT	58
	5.2 PRIORITY ENCODER	58
	5.3 FOUR BIT FLASH ADC	59
6	CONCLUSION AND FUTURE WORKS	61
	6.1 CONCLUSION	61
	6.2 SCOPE FOR FUTURE WORK	61
7	REFERENCES	62

LIST OF FIGURES

FIGURE NO.	FIGURE	PAGE NO.
3.2(a)	Schematics of Resistive Divider Comparator	14
3.2(b)	Resistive Divider Comparator Simulation Result	14
3.3(a)	Schematics of Charge Sharing Comparator	17
3.3(b)	Charge Sharing Comparator Simulation Result	17
3.4(a)	Schematics of Latch Dynamic Comparator	20
3.4(b)	Latch Dynamic Comparator Simulation Result	20
3.5(a)	Schematics of Offset Compensated Comparator	23
3.5(b)	Offset Compensated Comparator Simulation Result	23
3.6(a)	Schematics of Strong Arm Latch Comparator	26
3.6(b)	Strong Arm Latch Comparator Simulation Result	26
3.7(a)	Schematics of Low Power Comparator	29
3.7(b)	Low Power Comparator Simulation Result	29
3.8(a)	Schematics of Three stage Comparator	32
3.8(b)	Three Stage Comparator Simulation Result	32
3.9(a)	Schematics of Two stage Comparator	35
3.9(b)	Two Stage Comparator Simulation Result	35
3.10(a)	Schematics of Single Tail Comparator with PMOS Switch	38
3.10(b)	Single Tail Comparator with PMOS Switch Simulation Result	38
3.11(a)	Schematics of Elzakker Comparator	41
3.11(b)	Elzakker Comparator Simulation Result	41
3.12(a)	Schematics of Modified Strong Arm Latch Comparator	44
3.12(b)	Modified Strong Arm Latch Comparator Simulation Result	44
3.13(a)	Schematics of Voltage Sense Amplifier Comparator	47
3.13(b)	Voltage Sense Amplifier Comparator Simulation Result	47
3.14(a)	Schematics of PMOS Preamplifier Comparator	50
3.14(b)	PMOS Preamplifier Comparator Simulation Result	50
3.15(a)	Schematics of Dual Rail Double Tail Comparator	53
3.15(b)	Dual Rail Double Tail Comparator Simulation Result	53
5.1	Schematics of Sample and Hold Circuit	58
5.2	Schematics of 16 to 4 Priority Encoder	59
5.3(a)	Schematics of 4 Bit Flash ADC	59
5.3(b)	4 Bit Flash ADC Simulation Result	60

LIST OF TABLES

TABLE NO.	TABLE	PAGE NO.
3.2	Parameters of Resistive Divider Comparator	15
3.3	Parameters of Charge Sharing Comparator	18
3.4	Parameters of Latch Dynamic Comparator	21
3.5	Parameters of Offset Compensated Comparator	24
3.6	Parameters of Strong Arm Latch Comparator	27
3.7	Parameters of Low Power Comparator	30
3.8	Parameters of Three stage Comparator	33
3.9	Parameters of Two stage Comparator	36
3.10	Parameters of Single Tail Comparator with PMOS Switch	39
3.11	Parameters of Elzakker Comparator	42
3.12	Parameters of Modified Strong Arm Latch Comparator	45
3.13	Parameters of Voltage Sense Amplifier Comparator	48
3.14	Parameters of PMOS Preamplifier Comparator	51
3.15	Parameters of Dual Rail Double Tail Comparator	54
4.1	Comparison of Performance Metrics of Various Comparator Architectures	55

LIST OF ABBREVIATIONS

S.NO.	ABBREVIATION	FULL FORM
1	CMOS	Complementary Metal–Oxide–Semiconductor
2	NMOS	N-type Metal–Oxide–Semiconductor
3	PMOS	P-type Metal–Oxide–Semiconductor
4	VLSI	Very Large Scale Integrated Circuits
5	CLK	Clock
6	DAC	Digital to Analog Converter
7	ADC	Analog to Digital Converter
8	SA	Strong Arm
9	SAR	Successive Approximation Register
10	SET	Single Event Transients
11	DC	Direct Current

CHAPTER 1

INTRODUCTION

1.1 OVERVIEW OF COMPARATOR

A comparator is a basic electronic circuit commonly found in analog and mixed-signal electronics. It compares two input voltages and provides a digital output depending on the relative magnitude of the voltages. In other words, it can be considered a decision-making component that decides which of the two voltages supplied to it as input is higher. It plays a vital role in many applications, including Analog-to-Digital Converter (ADC) circuits, zero-crossing detectors, voltage level detectors, oscillators, etc. Unlike linear amplifiers, the comparator works in open-loop mode. In this mode, even a slight variation in the voltages supplied to the comparator results in a significant variation in outputs.

1.1.1 WORKING OF COMPARATOR

A comparator works by simply comparing two input voltages and giving a digital output based on which one is higher. It has two input terminals: the non-inverting terminal (V^+) and the inverting terminal (V^-). When voltages are applied to these terminals, the comparator checks the difference between them, which can be written as ($V_{DIFF} = V^+ - V^-$). Inside the comparator, there is a high-gain differential amplifier that amplifies this small difference.

The output of the comparator can be expressed as $V_{OUT} = A (V^+ - V^-)$, where A is a very large gain. Because this gain is extremely high, even a tiny difference between the inputs is enough to drive the output fully to one side. In simple terms, the comparator does not gradually change its output and switches quickly.

If the voltage at the non-inverting terminal (V^+) is greater than the voltage at the inverting terminal (V^-), the output goes to a high level, which is approximately equal

to the positive supply voltage (V_{DD}). On the other hand, if (V^+) is less than (V^-), the output drops to a low level, close to ground or (V_{SS}).

1.2 REGENERATIVE LATCH COMPARATOR

A regenerative latch comparator is a fast comparator commonly used in ADCs to compare two input voltages and give a digital output. It is called “regenerative” because it uses positive feedback to quickly increase even a very small difference between the inputs. The circuit is designed using a latch structure with cross-coupled transistors, which helps strengthen the decision once the comparison begins. Unlike basic comparators, it works with a clock signal and operates only at certain time intervals, so it is considered a dynamic circuit. This makes it very fast and also energy-efficient, since it uses power mainly during switching. Because it can quickly convert small analog differences into clear digital outputs, it is widely used in high-speed applications like flash and SAR ADCs.

1.2.1 OPERATING PHASES

The operation of a regenerative latch comparator is divided into clear phases to ensure reliable comparison of input signals. A clock signal controls these phases, allowing the circuit to work in sync. By breaking the operation into stages, the comparator can prepare itself and then efficiently perform the comparison. This method boosts speed, lowers power consumption, and prevents errors from earlier outputs. The two main phases in this process are the reset phase and the evaluation phase.

1.2.1(a) RESET PHASE

Voltage Level: Constant at V_{DD} (Precharged high level at internal nodes)

Action:

- The circuit is initialized during this phase.
- Internal nodes are precharged to a known voltage level.
- Both output nodes are made equal, so no decision is stored.
- Previous data is cleared to avoid affecting the next comparison.

Purpose:

- Provides a stable starting point for the comparator.
- Prepares the circuit for fresh evaluation of inputs.
- Ensures accurate and reliable operation in the next phase.

1.2.1(b) EVALUATE PHASE

Voltage Level: Transitions from precharged state to either HIGH or LOW based on inputs

Action:

- The input voltages are applied to the comparator.
- A small difference between inputs starts to develop.
- Positive feedback (regeneration) amplifies this difference rapidly.
- One output goes HIGH while the other goes LOW.

Purpose:

- Performs the actual comparison of input signals.
- Converts small analog differences into clear digital outputs.
- Enables fast and accurate decision-making.

1.2.2 OPAMP VS REGENERATIVE LATCH COMPARATOR

A regenerative latch comparator is generally better than an operational amplifier for high-speed and digital applications, especially in ADC designs. An operational amplifier is built for linear amplification and gives a continuous analog output. However, it is slower and uses power continuously because it is always operating. In contrast, a regenerative latch comparator uses positive feedback to quickly boost even a tiny input difference into a full digital output. It works in a clocked manner, which means it only uses power during switching, making it more energy-efficient. Its regenerative action also allows for much quicker decision-making than an op-amp. While op-amps provide greater accuracy and stability in analog applications, regenerative latch comparators are favored in modern high-speed systems for their speed, low power consumption, and effective digital output generation.

1.2.3 ROLE IN ADC

A regenerative latch comparator is key in ADCs. It enables fast and efficient conversion of analog signals to digital form. In an ADC, especially in flash and SAR architectures, the main objective is to compare the input analog voltage with reference voltages and determine the corresponding digital output. The regenerative latch comparator quickly detects even a small difference between the input signal and the reference level. Its positive feedback mechanism rapidly amplifies this small difference into a full digital output, which speeds up the conversion process.

Since it works in a clocked way, it uses power only when making comparisons, making it energy-efficient for large-scale integration. Its high speed allows for fast comparisons, which is crucial for high-speed ADCs like flash ADCs. It also generates a strong digital output, which cuts down on errors and improves overall accuracy. This helps in achieving faster conversion rates in modern systems. Overall, it plays a key role in improving both the performance and efficiency of ADC designs.

1.3 ANALOG TO DIGITAL CONVERTER (ADC)

An electronic device known as an analog-to-digital converter (ADC) transforms continuous analog signals, like voltage or current, into a digital format that can be processed by digital systems, such as computers and microprocessors. It operates by quantizing the sampled values into discrete levels, encoding them into binary numbers, and sampling the input signal at predetermined intervals. An ADC's resolution, which is based on how many bits are used to represent the output, determines its accuracy. A more accurate representation of the input signal is possible with higher resolution. ADCs are widely used in applications where real-world analog signals must be digitally processed or analyzed, such as embedded systems, data acquisition, medical devices, and communication systems.

1.3.1 TYPES OF ADC

- Flash ADC
- Successive Approximation Register ADC
- Pipeline ADC
- Sigma Delta ADC
- Dual Slope ADC
- Counter Type ADC

1.3.2 IMPORTANCE OF ADC

- Converts real-world analog signals into digital form.
- Acts as a bridge between analog environment and digital systems.
- Enables processing of signals by microcontrollers and processors.
- Improves accuracy and reliability in electronic systems.
- Essential for automation and smart technologies.
- Used to monitor and process signals like temperature, sound, and voltage.

1.4 OBJECTIVE OF THE WORK

The main objective of this project is to design and implement a regenerative latch comparator that can be used in high-speed and low-power ADC applications. In this work, around 14 different comparator designs are studied and compared to find out which one performs the best. The comparison is done based on important factors like delay, offset voltage, and power dissipation. The idea is to choose a comparator that gives a good balance between speed, accuracy, and power efficiency.

After selecting the best comparator, it is used to design a 4-bit flash ADC to show how it works in a real application. The project also focuses on understanding how different comparator designs affect the overall performance of the ADC. All designs are tested and verified through simulations to ensure proper operation. Overall, the goal is to develop an efficient and optimized comparator and successfully use it in an ADC system.

CHAPTER 2

LITERATURE SURVEY

Yuan (2025) presents a comparative study of dynamic comparators focused on low-power successive approximation (SAR) ADC applications. The paper analyzes different dynamic comparator architectures and evaluates their performance based on key parameters such as power consumption, delay, and offset voltage. Dynamic comparators operate using clocked operation, which helps reduce static power dissipation and improves energy efficiency. The study highlights how various design techniques, such as transistor sizing and circuit optimization, impact the speed and accuracy of the comparator. Simulation results show that certain comparator structures achieve better trade-offs between power and performance, making them suitable for high-speed and low-power ADC designs. Although dynamic comparators may face challenges like kickback noise and offset variations, proper design methods can minimize these effects. Overall, the paper demonstrates that optimized dynamic comparators play a crucial role in improving the efficiency and performance of modern SAR ADC systems.

P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas (2008) present a detailed analysis of noise in regenerative comparators used in reconfigurable ADC architectures. The paper focuses on understanding how different noise sources, such as thermal noise and kickback noise, affect the performance and accuracy of regenerative latch comparators. The authors develop analytical models to evaluate the impact of noise during the regeneration process and how it influences the comparator's decision-making capability. The study highlights that noise plays a critical role in limiting the resolution and reliability of ADC systems, especially in high-speed applications. Simulation and theoretical results show that proper design techniques can help reduce noise effects and improve overall performance. The paper also discusses design trade-offs between speed, power, and noise, providing useful insights for optimizing comparator design. Overall, this work emphasizes the

importance of noise analysis in achieving high-performance and reliable ADC architectures.

D. Meganathan, A. Sukumaran, M. M. Dinesh Babu, S. Moorthi, and R. Deepalakshmi (2009) present a systematic design approach for a low-power 10-bit, 100 MS/s pipelined ADC. The paper focuses on achieving high speed and reduced power consumption while maintaining good accuracy. The authors discuss the design of key building blocks such as comparators, amplifiers, and pipeline stages, along with techniques to optimize their performance. Emphasis is given to reducing power dissipation through efficient circuit design and stage scaling methods. The study also addresses issues like noise, linearity, and signal integrity, which are critical for high-speed ADC operation. Simulation results demonstrate that the proposed design achieves the desired resolution and sampling rate with improved power efficiency. The work highlights the importance of careful architectural and circuit-level design in developing high-performance pipelined ADCs.

H. S. Bindra, C. E. Lokin, D. Schinkel, A.-J. Annema, and B. Nauta (2018) present a dynamic bias latch-type comparator designed in 65-nm CMOS technology for low-voltage and high-performance applications. The paper focuses on improving comparator sensitivity and reducing input-referred noise, achieving a very low noise level of 0.4 mV. The proposed design uses a dynamic biasing technique that enhances performance while maintaining low power consumption. The comparator operates efficiently at a supply voltage of 1.2 V, making it suitable for modern low-power systems. The authors also address key challenges such as noise, offset, and speed, which are critical in high-resolution ADCs. Experimental results demonstrate improved accuracy and reliable operation compared to conventional latch-type comparators. Overall, the work highlights an effective design approach for achieving low-noise and energy-efficient comparators in advanced technologies.

D. N. Kapadia and P. P. Gandhi (2013) present the implementation of a CMOS charge-sharing dynamic latch comparator using 130 nm and 90 nm technologies.

The paper focuses on designing a high-speed and low-power comparator by utilizing the charge-sharing technique to improve performance. This approach helps in reducing power consumption while maintaining fast switching characteristics. The authors analyze the comparator performance in different technology nodes, highlighting improvements in speed, area, and energy efficiency as the technology scales down. Key parameters such as delay, power dissipation, and accuracy are evaluated through simulations. The results show that the proposed dynamic latch comparator achieves better performance compared to conventional designs. The work demonstrates that charge-sharing techniques can be effectively used to enhance comparator efficiency, making it suitable for ADC and other high-speed digital applications.

S. Chevella, D. O'Hare, and I. O'Connell (2020) present a low-power dynamic comparator designed to operate at a 1-V supply, targeting energy-efficient applications. The paper focuses on reducing power consumption while maintaining high-speed performance, which is critical for modern low-voltage ADC systems. The proposed comparator uses a dynamic architecture that operates with a clock signal, minimizing static power dissipation. The design also addresses challenges such as delay, noise, and offset, ensuring reliable operation at low supply voltages. Simulation and experimental results show that the comparator achieves good speed and energy efficiency under reduced voltage conditions. The work highlights that low-voltage dynamic comparators are well-suited for portable and battery-operated devices. Overall, the paper demonstrates an effective approach for designing power-efficient comparators for advanced low-power electronic systems.

L. Filippini and B. Taskin (2019) propose an adiabatically driven Strong ARM comparator aimed at reducing power consumption in high-speed comparator designs. The paper combines the advantages of adiabatic logic with the conventional Strong ARM latch comparator to improve energy efficiency. By using adiabatic switching techniques, the design minimizes energy loss by recovering and reusing

charge instead of dissipating it as heat. The authors analyze the performance of the proposed comparator in terms of power, delay, and efficiency. Results show that the adiabatic Strong ARM comparator achieves significant power savings compared to traditional designs, while maintaining comparable speed. Although the approach introduces additional complexity in clocking and circuit design, it proves beneficial for low-power applications. Overall, the work demonstrates a promising method for enhancing comparator efficiency in modern ADC and VLSI systems.

E. Mikkola, B. Vermeire, H. J. Barnaby, H. G. Parks, and K. Borhani (2004) present a CMOS comparator design that is tolerant to Single Event Transients (SET), which are disturbances caused by radiation effects in electronic circuits. The paper focuses on improving the reliability of comparators in harsh environments such as space and nuclear applications. The authors propose design techniques that reduce the impact of transient faults on the comparator's output. The study analyzes how radiation-induced charge can affect circuit nodes and lead to incorrect decisions. Simulation and experimental results show that the proposed comparator design significantly improves robustness against such disturbances. Although there may be some trade-offs in terms of area or complexity, the improved reliability makes it suitable for critical applications. Overall, the work highlights the importance of designing fault-tolerant comparators for use in radiation-prone environments.

C.-P. Huang, J.-M. Lin, Y.-T. Shyu, and S.-J. Chang (2016) present a systematic design methodology for asynchronous SAR ADCs aimed at improving speed and power efficiency. The paper focuses on eliminating the need for a global clock by using asynchronous control logic, which allows each conversion step to proceed immediately after the previous one is completed. This approach helps in reducing unnecessary delays and improves overall conversion speed. The authors discuss the design of key building blocks such as comparators, DACs, and control circuits, along with techniques to optimize their performance. The study also addresses challenges like timing control, accuracy, and power consumption. Simulation results

show that the proposed asynchronous SAR ADC achieves better energy efficiency and faster operation compared to conventional synchronous designs. Overall, the work highlights an effective method for designing high-performance and low-power ADC systems.

S. Babayan-Mashhadi and R. Lotfi (2014) present the analysis and design of a low-voltage, low-power double-tail comparator aimed at improving performance in modern ADC applications. The paper focuses on enhancing speed and reducing power consumption, especially under low supply voltage conditions. The proposed double-tail structure separates the input stage and latch stage, which helps in reducing kickback noise and improving overall sensitivity. The authors analyze key parameters such as delay, offset, and power dissipation, and propose design techniques to optimize them. Simulation results show that the double-tail comparator achieves faster operation and lower power consumption compared to conventional single-tail designs. Although the design adds some complexity, it provides better performance in terms of speed and accuracy. Overall, the work demonstrates an efficient comparator architecture suitable for low-power and high-speed ADC systems.

CHAPTER 3

DESIGN OF COMPARATORS

In this work, Cadence simulation tools were used to implement and analyze fourteen different comparator designs. Monte Carlo analysis was used to assess their performance in order to examine the effects of process variations and guarantee dependable operation under various circumstances. For every comparator, important performance metrics like offset voltage, power dissipation, and delay were measured. Understanding the trade-offs between speed, power, and accuracy for various architectures was made easier by this analysis. The most effective comparator design was determined for future use in ADC implementation based on these findings. All things considered, the study offered a thorough analysis of various comparator designs and their appropriateness for high-performance applications.

3.1 COMPARATORS' ARCHITECTURES

- Resistive Divider Comparator
- Charge Charging Comparator
- Latch Dynamic Comparator
- Offset Compensated Comparator
- Strong Arm latch Comparator
- Low Power Dynamic Comparator
- Three Stage Comparator
- Two Stage Comparator
- Single Tail Comparator with PMOS Switch
- Elzакker Comparator
- Modified Strong Arm Latch Comparator
- Voltage Sense Amplifier Comparator
- PMOS Preamplifier Comparator
- Dual Rail Double Tail comparator

3.2 RESISTIVE DIVIDER COMPARATOR

The circuit operates in two main phases: the reset phase and the evaluation phase. In the reset phase, the circuit is initialized and outputs are precharged to a known state. In the evaluation phase, the input voltages are compared and the final digital output is generated.

3.2.1(a) RESET PHASE

- PMOS transistors (PM1, PM2, PM3, PM4) turn ON.
- Both outputs (V_{OUT}^+ and V_{OUT}^-) are charged to V_{DD} .
- NMOS tail transistors are OFF, so no current flows.
- Outputs become equal (no decision).

3.2.1(b) EVALUATE PHASE

- NMOS tail transistors turn ON.
- Input transistors compare V^+ and V^- with references.
- A small difference is created between nodes.
- Cross-coupled PMOS transistors amplify this difference.
- One output goes HIGH and the other goes LOW.

Figure 3.2(a) represents the Resistive Divider Comparator designed in Cadence.

Figure 3.2(b) represents the simulation result of Resistive divider comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.2(a) Schematics of Resistive Divider Comparator




Figure 3.2(b) Resistive Divider Comparator Simulation Result

3.2.2 PARAMETERS ANALYSED

Table 3.2 Parameters of Resistive Divider Comparator

POWER	13.98μW
OFFSET	192.4mV
DELAY	39.66ns

Table 3.2 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.3 CHARGE SHARING COMPARATOR

A charge sharing comparator is a dynamic comparator that uses charge redistribution to create an initial voltage difference between nodes. It relies on stored charge in internal capacitances instead of only current flow, reducing power consumption. This approach also improves speed by quickly initiating the comparison before regeneration.

3.3.1(a) RESET PHASE

- Output and internal nodes are precharged to V_{DD} .
- Capacitors at internal nodes store charge at this voltage.
- PMOS transistors charge the nodes, while tail transistor is OFF.
- No charge movement occurs between nodes (no sharing).
- Circuit is fully initialized with equal charge on both sides.

3.3.1(b) EVALUATE PHASE

- Tail transistor turns ON, enabling current flow.
- Stored charge on internal nodes redistributes between nodes (charge sharing). Input transistors control how charge is shared based on input voltages.
- This creates a small voltage difference between the two nodes.
- Cross-coupled latch amplifies this difference to produce final output.

Figure 3.3(a) represents the Charge Sharing Comparator designed in Cadence.

Figure 3.3(b) represents the simulation result of Charge Sharing Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.3(a) Schematics of Charge Sharing Comparator




Figure 3.3(b) Charge Sharing Comparator Simulation Result

3.3.2 PARAMETERS ANALYSED

Table 3.3 Parameters of Charge Sharing Comparator

POWER	6.92μW
OFFSET	193.5mV
DELAY	120.5ps

Table 3.3 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.4 LATCH DYNAMIC COMPARATOR

This circuit is a latch-based dynamic comparator, commonly used in high-speed ADCs. It operates using a clock signal and works only during specific time intervals, making it power-efficient. The circuit uses a latch structure with cross-coupled PMOS transistors to quickly amplify a small difference between input voltages. Due to its dynamic operation, it consumes power only during switching and provides fast decision-making, which is ideal for high-speed applications.

3.4.1(a) RESET PHASE

- PMOS transistors at the top turn ON and precharge V_{OUT}^+ and V_{OUT}^- to V_{DD} .
- Internal nodes are also charged to a known voltage.
- Tail NMOS transistor (bottom) is OFF, so no current flows.
- Both outputs become equal, removing previous data.
- Circuit is initialized for the next comparison.

3.4.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- Input transistors compare V^+ and V^- .
- A small voltage difference is created at internal nodes.
- Cross-coupled PMOS latch amplifies this difference.
- One output goes HIGH and the other goes LOW based on input.

Figure 3.4(a) represents the Latch Dynamic Comparator designed in Cadence.

Figure 3.4(b) represents the simulation result of Latch Dynamic Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.4(a) Schematics of Latch Dynamic Comparator




Figure 3.5(b) Latch Dynamic Comparator Simulation Result

3.4.2 PARAMETERS ANALYSED

Table 3.4 Parameters of Latch Dynamic Comparator

POWER	32.46μW
OFFSET	206mV
DELAY	30.08ns

Table 3.4 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.5 OFFSET COMPENSATED COMPARATOR

It is an offset compensated dynamic comparator, designed to reduce input-referred offset errors and improve accuracy. It uses additional capacitors and switches (like b1, b2, b3 nodes) to store and cancel offset during operation. This technique helps in minimizing mismatch effects and improves precision, making it suitable for high-resolution ADC applications. The comparator still operates dynamically with a clock, ensuring low power and high speed.

3.5.1(a) RESET PHASE

- PMOS transistors precharge V_{OUT}^+ and V_{OUT}^- to V_{DD} .
- Internal nodes and compensation capacitors are charged.
- Offset voltages are sampled and stored on capacitors.
- Tail NMOS transistor is OFF, so no current flows.
- Circuit is initialized and offset information is stored.

3.5.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- Stored offset is subtracted due to charge redistribution.
- Input transistors compare V^+ and V^- .
- A corrected (offset-reduced) voltage difference is created.
- Latch amplifies this difference to produce final output.

Figure 3.5(a) represents the Offset Compensated Comparator designed in Cadence.

Figure 3.2(b) represents the simulation result of Offset Compensated Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUTP} , V_{OUTN} are outputs.




Figure 3.5(a) Schematics of Offset Compensated Comparator




Figure 3.5(b) Offset Compensated Comparator Simulation Result

3.5.2 PARAMETERS ANALYSED

Table 3.5 Parameters of Offset Compensated Comparator

POWER	31.29μW
OFFSET	105mV
DELAY	16.63ns

Table 3.5 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.6 STRONG ARM LATCH COMPARATOR

It is a Strong Arm latch comparator, widely used in high-speed ADCs due to its very fast operation and zero static power consumption. It is a dynamic comparator that uses strong positive feedback through a cross-coupled latch to quickly amplify small input differences. Since it operates only during clock transitions, it is highly power-efficient and suitable for low-power, high-speed applications.

3.6.1(a) RESET PHASE

- PMOS transistors turn ON and precharge OUT^+ and OUT^- to V_{DD} .
- Internal nodes are also charged to a known voltage level.
- Tail NMOS transistor is OFF, so no current flows.
- Input stage remains inactive.
- Both outputs become equal, clearing previous results.

3.6.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- Input transistors compare V^+ and V^- .
- A small voltage difference is created at internal nodes.
- Cross-coupled latch rapidly amplifies this difference.
- One output goes HIGH and the other goes LOW based on input.

Figure 3.6(a) represents the Strong Arm Latch Comparator designed in Cadence.

Figure 3.6(b) represents the simulation result of Strong Arm Latch Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.6(a) Schematics of Strong Arm Latch Comparator




Figure 3.6(b) Strong Arm Latch Comparator Simulation Result

3.6.2 PARAMETERS ANALYSED

Table 3.6 Parameters of Strong Arm Latch Comparator

POWER	12.56μW
DELAY	189.2mV
OFFSET	77.72ps

Table 3.6 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.7 LOW POWER COMPARATOR

It is a low power dynamic comparator, designed to achieve high speed with reduced power consumption. It operates using a clock signal and consumes power only during the switching (evaluation) phase, making it energy-efficient. The design includes precharge PMOS transistors, input differential NMOS pair, and a latch stage to amplify small input differences. It is widely used in ADCs where both speed and low power are important.

3.7.1(a) RESET PHASE

- PMOS transistors turn ON and precharge OUT^+ and OUT^- to V_{DD} .
- Tail NMOS transistor is OFF, so there is no current path from vdd to ground.
- Since no current flows, power consumption is nearly zero in this phase.
- The circuit simply stores charge without dissipating energy.

3.7.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- Input transistors compare V^+ and V^- and create a small difference.
- Latch action amplifies this difference to generate output.
- Current flows only for a short duration during switching.
- Once output is decided, current stops, reducing overall power usage.

Figure 3.7(a) represents the Low Power Comparator designed in Cadence.

Figure 3.6(b) represents the simulation result of Low Power Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.7(a) Schematics of Low Power Comparator




Figure 3.7(b) Low Power Comparator Simulation Result

3.7.2 PARAMETERS ANALYSED

Table 3.7 Parameters of Low Power Comparator

POWER	22.34μW
OFFSET	183.8mV
DELAY	30.02ns

Table 3.7 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.8 THREE STAGE COMPARATOR

It is a three-stage comparator, designed to improve accuracy, gain, and speed by dividing the operation into multiple stages. It typically consists of a pre-amplifier stage, an intermediate gain stage, and a latch stage. The pre-amplifier reduces input-referred offset and noise, the intermediate stage further amplifies the signal, and the latch stage makes the final decision. This multi-stage approach helps achieve better performance compared to single-stage comparators, especially in high-resolution ADCs.

3.8.1(a) RESET PHASE

- PMOS transistors in all stages turn ON and precharge output nodes to V_{DD} .
- Internal nodes of all three stages are initialized to known voltages.
- Tail NMOS transistors are OFF, so no current flows.
- No amplification or comparison occurs in this phase.
- Circuit is reset and prepared for accurate evaluation.

3.8.1(b) EVALUATE PHASE

- Tail NMOS transistors turn ON, allowing current flow through stages.
- First stage (pre-amplifier) compares V^+ and V^- and produces a small difference.
- Second stage amplifies this difference further.
- Final latch stage regenerates and makes a strong decision.
- One output goes HIGH and the other goes LOW based on input.

Figure 3.8(a) represents the Three Stage Comparator designed in Cadence.

Figure 3.8(b) represents the simulation result of Three Stage Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.8(a) Schematics of Three Stage Comparator




Figure 3.8(b) Three Stage Comparator Simulation Result

3.8.2 PARAMETERS ANALYSED

Table 3.8 Parameters of Three Stage Comparator

POWER	32.21μW
OFFSET	212mV
DELAY	94.08ps

Table 3.8 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.9 TWO STAGE COMPARATOR

It is a two-stage comparator, designed to improve performance by using two levels of amplification. The first stage acts as a pre-amplifier, which reduces noise and offset while generating a small voltage difference. The second stage is a latch stage, which amplifies this difference and produces a strong digital output. This structure provides better accuracy and speed compared to single-stage comparators and is commonly used in ADC applications.

3.9.1(a) RESET PHASE

- PMOS transistors precharge the output nodes to V_{DD} .
- Internal nodes of both stages are initialized to known voltages.
- Tail NMOS transistor is OFF, so no current flows.
- No comparison or amplification takes place.
- Circuit is reset and prepared for evaluation.

3.9.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- First stage compares V^+ and V^- and creates a small voltage difference.
- Second stage (latch) amplifies this difference.
- Positive feedback ensures fast decision-making.
- One output goes HIGH and the other goes LOW.

Figure 3.9(a) represents the Two Stage Comparator designed in Cadence.

Figure 3.9(b) represents the simulation result of Two Stage Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.9(a) Schematics of Two Stage Comparator




Figure 3.9(b) Two Stage Comparator Simulation Result

3.9.2 PARAMETERS ANALYSED

Table 3.9 Parameters of Two Stage Comparator

POWER	51.67μW
DELAY	204mV
OFFSET	30.08ns

Table 3.9 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.10 SINGLE TAIL COMPARATOR WITH PMOS SWITCH

It is called a single-tail comparator because it uses only one tail NMOS transistor at the bottom to control the current flow for both branches of the circuit. It is called with PMOS switch because PMOS transistors at the top act as switches to precharge the output nodes during reset. This structure simplifies the design and helps reduce power consumption while maintaining good performance.

3.10.1(a) RESET PHASE

- PMOS switches turn ON and precharge V_{OUT}^+ and V_{OUT}^- to V_{DD} .
- Internal nodes are charged to known voltage levels.
- The single tail NMOS transistor is OFF, so no current flows
- No comparison takes place in this phase.
- Circuit is initialized with equal outputs.

3.10.1(b) EVALUATE PHASE

- The single tail NMOS transistor turns ON, enabling current flow through the circuit.
- PMOS switches turn OFF, disconnecting the precharge path.
- Input transistors compare V^+ and V^- .
- A small voltage difference is created and then amplified by latch action.
- One output goes HIGH and the other goes LOW based on input.

Figure 3.9(a) represents the Single Tail Comparator with PMOS Switch designed in Cadence.

Figure 3.9(b) represents the simulation result of Single Tail Comparator with PMOS Switch with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.10(a) Schematics of Single Tail Comparator with PMOS Switch




Figure 3.10(b) Single Tail Comparator with PMOS Switch Simulation Result

3.10.2 PARAMETERS ANALYSED

Table 3.10 Parameters of Single Tail Comparator with PMOS Switch

POWER	4.847μW
OFFSET	198.7mV
DELAY	791.7ps

Table 3.9 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.11 ELZAKKER COMPARATOR

It is an Elzaker comparator, a modified dynamic comparator designed to reduce kickback noise and improve input sensitivity. It separates the input stage and latch stage, which helps in achieving better accuracy and low noise operation. Due to this structure, it is widely used in high-speed and low-power ADC applications where precise comparison is required.

3.11.1(a) RESET PHASE

- PMOS transistors precharge V_{OUT}^+ and V_{OUT}^- to V_{DD} .
- Input stage and latch stage remain isolated during this phase.
- No switching activity occurs, so no noise is generated.
- Input nodes are stable, preventing disturbance from previous cycles.
- This isolation helps in avoiding kickback noise at the input.

3.11.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON and input stage starts comparison first.
- A small voltage difference is developed at intermediate nodes before latch action.
- Latch stage switches after this, not directly at the input nodes.
- Due to separation between input and latch, switching noise is not fed back.
- Reduced charge injection and coupling leads to lower kickback noise.

Figure 3.11(a) represents the Elzaker Comparator designed in Cadence.

Figure 3.11(b) represents the simulation result of Elzaker Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.11(a) Schematics of Elzakker Comparator




Figure 3.11(b) Elzakker Comparator Simulation Result

3.11.2 PARAMETERS ANALYSED

Table 3.11 Parameters for Elzakker Comparator

POWER	13.55μW
OFFSET	209.6mV
DELAY	30.11ns

Table 3.11 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.12 MODIFIED STRONG ARM LATCH COMPARATOR

It is a Strong Arm (SA) latch comparator with charge sharing, designed for high-speed and low-power ADC applications. It combines the advantages of a latch comparator with charge sharing, where stored charge at internal nodes is used to create an initial voltage difference. This reduces power consumption and improves speed. The latch structure then amplifies this small difference to produce a strong digital output.

3.12.1(a) RESET PHASE

- PMOS transistors (PM0, PM1, PM2, PM3) turn ON and precharge V_{OUT}^+ and V_{OUT}^- to V_{DD} .
- Internal nodes and capacitors are charged, storing equal charge.
- Tail NMOS transistor is OFF, so no current flows.
- No charge sharing occurs in this phase.
- Circuit is initialized with balanced outputs.

3.12.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- Input transistors compare V^+ and V^- with V_{REF}^+ and V_{REF}^- .
- Stored charge at internal nodes redistributes (charge sharing occurs).
- This creates a small voltage difference between nodes.
- Cross-coupled latch amplifies this difference rapidly.
- One output goes HIGH and the other goes LOW based on input.

Figure 3.12(a) represents the Modified Strong Arm Latch Comparator designed in Cadence.

Figure 3.12(b) represents the simulation result of Modified Strong Arm Latch Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.12(a) Schematics of Modified Strong Arm Latch Comparator




Figure 3.12(b) Modified Strong Arm Latch Comparator Simulation Result

3.12.2 PARAMETERS ANALYSED

Table 3.12 Parameters of Modified Strong Arm Latch Comparator

POWER	8.69μW
OFFSET	206.7mV
DELAY	51.87ps

Table 3.12 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.13 VOLTAGE SENSE AMPLIFIER COMPARATOR

It is a voltage sense amplifier comparator, designed to detect and amplify very small voltage differences at the input. It works similar to a latch comparator but gives more importance to sensing voltage differences at intermediate nodes before regeneration. This structure improves sensitivity and is widely used in ADCs and memory circuits where small signal detection is required.

3.13.1(a) RESET PHASE

- PMOS transistors turn ON and precharge V_{OUT}^+ and V_{OUT}^- to V_D .
- Internal nodes are also charged to a known voltage level.
- Tail NMOS transistor is OFF, so no current flows.
- Input stage is isolated, and no comparison occurs.
- Circuit is initialized with equal outputs.

3.13.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- Input transistors compare V^+ and V^- .
- A small voltage difference is first sensed at intermediate nodes.
- Sense amplifier stage amplifies this difference.
- Latch action strengthens the output to full digital levels.
- One output goes HIGH and the other goes LOW based on input.

Figure 3.13(a) represents the Voltage Sense Amplifier Comparator designed in Cadence.

Figure 3.13(b) represents the simulation result of Voltage Sense Amplifier Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.13(a) Schematics of Voltage Sense Amplifier Comparator




Figure 3.13(b) Voltage Sense Amplifier Comparator Simulation Result

3.13.2 PARAMETERS ANALYSED

Table 3.13 Parameters of Voltage Sense Amplifier Comparator

POWER	14.90μW
OFFSET	207.2mV
DELAY	30.1ns

Table 3.13 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.14 PMOS PREAMPLIFIER COMPARATOR

It is a PMOS preamplifier comparator, which includes a preamplifier stage using PMOS transistors before the latch stage. The preamplifier first amplifies the small input voltage difference, reducing offset and noise. Then, the latch stage makes the final decision. This improves accuracy and sensitivity, making it suitable for high-resolution ADC applications.

3.14.1(a) RESET PHASE

- PMOS transistors in the preamplifier and latch turn ON.
- Output nodes V_{OUT}^+ and V_{OUT}^- are precharged to V_{DD} .
- Internal nodes of the preamplifier are initialized.
- Tail NMOS transistor is OFF, so no current flows.
- Circuit is reset with equal outputs.

3.14.1(b) EVALUATE PHASE

- Tail NMOS transistor turns ON, allowing current flow.
- PMOS preamplifier stage first compares V^+ and V^- .
- A small voltage difference is amplified at intermediate nodes.
- Latch stage then amplifies this further using positive feedback.
- One output goes HIGH and the other goes LOW.

Figure 3.14(a) represents the PMOS Preamplifier Comparator designed in Cadence.

Figure 3.14(b) represents the simulation result of PMOS Preamplifier Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT}^+ , V_{OUT}^- are outputs.




Figure 3.14(a) Schematics of PMOS Preamplifier Comparator




Figure 3.14(b) PMOS Preamplifier Comparator Simulation Result

3.14.2 PARAMETERS ANALYSED

Table 3.14 Parameters of PMOS Preamplifier Comparator

POWER	15.57μW
DELAY	205.9mV
OFFSET	4.137ns

Table 3.14 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

3.15 DUAL RAIL DOUBLE TAIL COMPARATOR

It is a dual-rail double-tail comparator, designed for high speed and low-power ADC applications. It is called double-tail because it uses two tail transistors—one for the input stage and one for the latch stage improving performance at low supply voltages. It is called dual-rail because it produces two complementary outputs (V_{OUT+} and V_{OUT-}) for better noise immunity and signal reliability. This structure reduces kickback noise and improves sensitivity compared to single-tail designs.

3.15.1(a) RESET PHASE

- PMOS transistors turn ON and precharge V_{OUT+} and V_{OUT-} to V_{DD} .
- Since there are two output rails (dual-rail), both outputs are initialized to the same level.
- Both tail transistors are OFF, so no current flows.
- Circuit is reset with equal outputs.

3.15.1(b) EVALUATE PHASE

- Both tail transistors turn ON, enabling current flow.
- Input stage creates a small difference based on V^+ and V^- .
- This difference is transferred to both output nodes (dual rails).
- One rail (V_{OUT+}) is pulled LOW while the other (V_{OUT-}) stays HIGH (or vice versa).
- The presence of two opposite outputs gives a clear and strong differential decision.

Figure 3.15(a) represents the Dual Rail Double Tail Comparator designed in Cadence.

Figure 3.15(b) represents the simulation result of Dual Rail Double Tail Comparator with inputs of V^+ and V^- is a ramp signal, V_{DD} is 1.8V and V_{OUT+} , V_{OUT-} are outputs.




Figure 3.15(a) Schematics of Dual Rail Double Tail Comparator




Figure 3.15(b) Dual Rail Double Tail Comparator Simulation Result

3.15.2 PARAMETERS ANALYSED

Table 3.15 Parameters of Dual Rail Double Tail Comparator

POWER	31.6μW
OFFSET	123.9mV
DELAY	139.3ps

Table 3.15 represents the parameters like Power, Offset. Delay with its value analysed using Monte Carlo Analysis in Cadence.

In this chapter, fourteen different comparator architectures were designed and tested using Cadence Virtuoso. For each comparator, important parameters like power consumption, delay, and input-referred offset voltage were analysed using Monte Carlo simulations to understand the effect of variations. The results show how each design performs differently in terms of speed, power, and accuracy.

CHAPTER 4

COMPARISION OF COMPARATORS' ARCHITECTURES

This chapter presents a comparative analysis of all the designed comparators architecture based on the performance parameters obtained from simulations, such as power, delay, and offset voltage. Table 4.1 represents the comparator's parameter metrics which have been found using Monte Carlo Analysis in Cadence for various comparators architecture.

Table 4.1 Comparison of Performance Metrics of Various Comparators' Architectures

COMPARATOR AND ITS IEEE PAPER	AUTHOR	POWER (Watts)	OFFSET (Volt)	DELAY (Seconds)
Resistive Divider Comparator (CMOS Dynamic Comparators for Pipeline A/D Converters)	Lauri Sumanen, Mikko Waltari, Vaino Hakkarainen, Kari Halonen	13.98μ	192.4m	39.66n
Charge Charging Comparator (A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC)	D. Meganathan, Amrith Sukumaran, M. Dinesh Babu, S. Moorthi, R.Deepalakshmi	6.92μ	193.5m	120.8p
Latch Dynamic Comparator (A Systematic Design Methodology of Asynchronous SAR ADCs)	C. -P. Huang, J. -M. Lin, Y. -T. Shyu and S. -J. Chan	32.46μ	206m	30.08n

Offset Compensated Comparator (A Comparative Study of Dynamic Comparators for Low-Power Successive Approximation ADC)	Fei Yuvan	31.29μ	105m	16.63n
Strong Arm latch Comparator (The Adiabatically Driven Strong ARM Comparator)	L. Filippini and B. Taskin	12.56μ	189.2m	77.72p
Low Power Dynamic Comparator (A Low-Power 1-V Supply Dynamic Comparator)	Subhash Chevella, Daniel O'Hare, Ivan O'Connell	22.34μ	185.8m	30.2n
Three Stage Comparator (A Review of Improved CMOS Dynamic Comparators)	Z. Li, Y. Ma and Z. Xie	32.215μ	212m	94.08p
Two Stage Comparator (A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage)	Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan and J. J. Liou	51.675μ	204m	30.08n
Elzakker Comparator (A Review of Improved CMOS Dynamic Comparators)	Z. Li, Y. Ma and Z. Xie	13.546μ	209.6m	30.11n
Modified Strong Arm Latch Comparator (Comparator Circuits for Successive Approximation Register Based Analog-to-Digital Converters)	Maria R. Siukaeva, Mikhail A. Bellavin	8.6929μ	206.7m	51.87p

Voltage Sense Amplifier Comparator (Review on Comparator Design for High Speed ADCs)	Dinanath N. Donadkar, Sheetal U. Bhandari	14.9016μ	207.2m	30.1n
PMOS Preamplifier Comparator (Comparator Circuits for Successive Approximation Register Based Analog-to-Digital Converters)	Maria R. Siukaeva, Mikhail A. Bellavin	15.57μ	205.9m	4.137n
Dual Rail Double Tail Comparator (Review on Comparator Design for High Speed ADCs)	Dinanath N. Donadkar, Sheetal U. Bhandari	31.6μ	123.9m	139.3p

In this chapter, all the designed comparators were compared based on power, delay, and offset using simulation results. The comparison was presented in a table for clear evaluation. From the analysis, the Strong Arm Latch Comparator was identified as the most efficient and selected for further ADC design.

CHAPTER 5

DESIGN OF 4 BIT FLASH ADC

5.1 SAMPLE AND HOLD CIRCUIT

This is a sample-and-hold circuit that captures and stores an input voltage for a short duration. When the clock is high, the switches turn ON, allowing the output to follow the input signal and charge the capacitors. Once the clock goes low, the switches turn OFF and disconnect the input. The charge stored in the capacitors is then held, keeping the output voltage constant. This allows the circuit to provide a stable snapshot of the input signal for further processing.




Figure 5.1 Schematics of Sample and Hold Circuit

Figure 5.1 represents Schematics of S/H circuit designed in Cadence.

5.2 PRIORITY ENCODER

It is a 16-to-4 priority encoder designed in a simple and efficient way. The 16 inputs are divided into four groups, each using a 4-to-2 encoder to find the highest priority input. The valid outputs from these groups are then checked by another encoder

to select the group with the highest priority. Based on this, the two most significant bits are generated. Multiplexers are used to select the correct lower bits from the chosen group. This modular design makes the circuit faster and easier to implement. It also reduces complexity and improves reliability. Overall, it efficiently converts multiple inputs into a 4-bit digital output.




Figure 5.2 Schematics of 16 to 4 Priority Encoder

Figure 5.2 represents Schematics of 16 to 4 Priority Encoder in Cadence.

5.3 FOUR BIT FLASH ADC




Figure 5.3(a) Schematics of 4 Bit Flash ADC

Figure 5.3(a) represents Schematics of 4 Bit Flash ADC which contains Sample and Hold Circuit, Strong Arm Latch Comparator, 16 to 4 Priority Encoder.




Figure 5.3(b) 4 Bit Flash ADC Simulation Result

Figure 5.3(b) represents 4 Bit Flash ADC Simulation Result with a input of V_{INP} is a Sine Signal, b0, b1, b2, b3 are the outputs.

In this chapter, a 4-bit flash ADC was designed using the selected Strong Arm Latch Comparator. The design includes key components such as the sample and hold circuit and priority encoder. Simulation results show that the ADC operates efficiently, demonstrating the effectiveness of the chosen comparator in practical applications.

CHAPTER 6

CONCLUSION AND FUTURE WORK

6.1 CONCLUSION

In this project, different types of regenerative latch comparators (14 designs) were created and tested using Cadence to find out which one performs the best. Important factors like offset, power consumption, and delay were carefully analyzed using Monte Carlo analysis to understand how the circuits behave under variations. After comparing all the results, the most efficient comparator was selected. This best comparator was then used to build a 4-bit flash ADC, which helped achieve faster and more reliable conversion. The overall design shows how choosing the right comparator can greatly improve the performance of an ADC. Even though flash ADCs use more hardware, they provide very high speed, making them useful in many applications. This project also highlights the importance of proper simulation and analysis before finalizing a design. In the end, the work successfully demonstrates a good balance between speed, accuracy, and power.

6.2 SCOPE OF THE FUTURE WORK

In the future, this work can be extended by designing higher-bit ADCs like 6-bit or 8-bit for better accuracy. More improvements can be made to reduce power consumption and chip area, especially in the comparator design. Techniques like offset correction and noise reduction can be added to improve performance. The design can also be tested using newer technologies to make it faster and more efficient. Low-voltage operation can be explored for portable devices. Adding digital error correction can further improve output accuracy. The design can also be taken to layout level and tested for real-world applications. Exploring other ADC architectures can provide better trade-offs between speed and power. Overall, there is significant scope to improve and expand this work for practical applications.

CHAPTER 7

REFERENCES

- [1] F. Yuan, “*A Comparative Study of Dynamic Comparators for Low-Power Successive Approximation ADC*,” IEEE Open Journal of Circuits and Systems, vol. 6, pp. 241–256, 2025, doi: 10.1109/OJCAS.2025.3565921.
- [2] P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas, “*Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures*,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 6, pp. 1441–1454, July 2008, doi: 10.1109/TCSI.2008.917991.
- [3] D. Meganathan, A. Sukumaran, M. M. Dinesh Babu, S. Moorthi, and R. Deepalakshmi, “A Systematic Design Approach for Low-Power 10-bit 100 MS/s Pipelined ADC,” Microelectronics Journal, vol. 40, no. 10, pp. 1417–1435, Oct. 2009, doi: 10.1016/j.mejo.2009.06.004.
- [4] H. S. Bindra, C. E. Lokin, D. Schinkel, A.-J. Annema, and B. Nauta, “A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise,” IEEE Journal of Solid-State Circuits, vol. 53, no. 7, pp. 1902–1912, July 2018, doi: 10.1109/JSSC.2018.2820147.
- [5] D. N. Kapadia and P. P. Gandhi, “Implementation of CMOS Charge Sharing Dynamic Latch Comparator in 130 nm and 90 nm Technologies” in Proceedings of the 2013 IEEE Conference on Information and Communication Technologies (ICT), doi:10.1109/CICT.2013.6558136.
- [6] S. Chevella, D. O’Hare, and I. O’Connell, “A Low-Power 1-V Supply Dynamic Comparator,” IEEE Solid-State Circuits Letters, vol. 3, pp. 154–157, 2020, doi: 10.1109/LSSC.2020.3009437.

- [7] L. Filippini and B. Taskin, “The Adiabatically Driven Strong ARM Comparator,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 12, pp. 1957–1961, Dec. 2019, doi: 10.1109/TCSII.2019.2896597.
- [8] E. Mikkola, B. Vermeire, H. J. Barnaby, H. G. Parks, and K. Borhani, “SET Tolerant CMOS Comparator,” IEEE Transactions on Nuclear Science, vol. 51, no. 6, pp. 3609–3614, Dec. 2004, doi: 10.1109/TNS.2004.839161.
- [9] C.-P. Huang, J.-M. Lin, Y.-T. Shyu, and S.-J. Chang, “A Systematic Design Methodology of Asynchronous SAR ADCs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 5, pp. 1833–1847, May 2016, doi: 10.1109/TVLSI.2015.2494063.
- [10] S. Babayan-Mashhadi and R. Lotfi, “*Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator*,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 2, pp. 343–352, Feb. 2014, doi: 10.1109/TVLSI.2013.2241799.