


## **Process option**


- · Available for many processes
- · Add features to "baseline process"
- E.g.
  - Capacitor option (2 level poly, channel implant)
  - Low  $V_{\text{TH}}$  devices
  - "High voltage" devices (3.3V)
  - EEPROM
  - Silicide stop option
  - ...


## **Resistors silicide block option**

Layer	R/□ [Ω/□]	T <sub>C</sub> [ppm/°C]	V <sub>C</sub> [ppm/V]	B <sub>c</sub> [ppm/V]
		@ T = 25 °C		
N+ poly	100	-800	50	50
P+ poly	180	200	50	50
N+ diffusion	50	1500	500	-500
P+ diffusion	100	1600	500	-500
N-well	1000	-1500	20,000	30,000


- Non-silicided layers have significantly larger sheet resistance
- Resistor nonidealities:
  - Temperature coefficient: R = f(T)
    Voltage coefficient: R = f(V)









- 0.1 ... 1 percent matching possible with careful layout









## **Capacitance**

- Applications
  - Large value
    - Bypass capacitors
    - Frequency compensation
  - · High accuracy, linearity
    - Feedback & sampling networks
    - Filters

apacitance option					
Туре	C [aF/μm²]	V <sub>C</sub> [ppm/∨]	T <sub>C</sub> [ppm/°C]		
Gate	5300	Huge	Big		
Poly-poly (option)	1000	10	25		
Metal-metal	50	20	30		
Metal-substrate	30				
Metal-poly	50				
Poly-substrate	120				
Junction capacitors	~ 1000	Big	Big		





## **Poly-Poly Capacitance**

- Applications
  - ≻Feedback networks
  - >Filters(SC and continuous time)
  - ➤ Charge redistribution DACs & ADCs
- Cross-section
- Bottom-and top-plate parasitics
- Shields

