CMOS(Complementary Metal Oxide Semiconductor) 互补金属氧化物半导体

CMOS process 互补金属氧化物半导体工艺

晶体管截面 **Transistor Cross Section** Passive devices 无源器件 Diode 二极管 resistor 电阻 电容器 capacitor 感应器 inductor Layout 布局 设备尺寸 Device dimension 放大 Zoom in

Tsi(pn junction depletion layer thickness) pn 结耗尽层厚度

Tox(oxide layer thickness ) 氧化物层厚度

Inversion 倒置

Channel gate and bulk will change the device conductivity JFET operation

栅极和基底将改变器件的导电性 JFET 操作

Transister 晶体管

Parallel of MOSFET,JFET and bipolar devices MOSFET、JFET 和双极器件的并联

Depletion layer thickness tsi depends on biasing voltage and doping level

耗尽层厚度 tsi 取决于偏置电压和掺杂水平

Esi dielectric constant ,  $\boldsymbol{\varphi}$  junction built-in voltage

Esi 介电常数, φ结内置电压

N depends on biasing voltage ,1.2-1.5, never well known

N取决于偏置电压, 1.2-1.5, 从未为人所知

Terminals 终端

N-well process: Vertical and lateral PNP and NPN

N 井工艺: 垂直和横向 PNP 和 NPN

Low beta,bandgap circuits 低 β , 带隙电路

Threshold voltage 门电压

Overdrive voltage 过驱动电压

The most important design Parameter 最重要的设计参数

Linearity, offset, gain, speed 线性、偏移、增益、速度

Intuitive 直觉的

Moore law scaling 摩尔定律标度
Transistor feature size 晶体管特征尺寸

Sheet resistance of available layers 可用层的薄层电阻

Aluminum 铝

Polysilicon 多晶硅

N+/P+ diffusion N+/P+扩散电阻

Poly resistor 多晶硅电阻

# **Process option**

- · Available for many processes
- · Add features to "baseline process"
- E.g.
  - Capacitor option (2 level poly, channel implant)
  - Low V<sub>TH</sub> devices
  - "High voltage" devices (3.3V)
  - EEPROM
  - Silicide stop option
  - ...

N+ ployN+多晶硅P+ ployP+多晶硅N+diffusionN+扩散电阻P+diffusionP+扩散电阻N-wellN型井

Non-silicided layers have significantly larger sheet resistance 非硅化层具有显著更大的薄层电阻

### Resistor nonidealities:

电阻非理想性:

- Temperature coefficient: R= f(T) 温度系数: r=f(T) - Voltage coefficient: R = f(V) 电压系数: r=f(V)

Resistors voltage coefficient 电阻电压系数

p- substrate p 衬底

Cross-section of conductive channel 导电沟道横截面

Resistors matching and layout 电阻匹配与布局 Types of mismatch 不匹配类型

Systematic (e.g. contacts) 系统(例如接触) Run-to-run variations Run-to-run 的变化

Random variations between devices 器件间的随机变化

Resistors

可供许多过程使用

为"基准过程"添加功能

例...

一电容选择(2级多晶、沟道植入)

-低VπH器件

- "高压"装置(3.3V)

-EEPROM

-硅化物停止选项

**–** ...

# **Resistors matching and layout**

- Types of mismatch
  - Systematic (e.g. contacts)
  - Run-to-run variations
  - Random variations between devices
- Absolute resistor value
  - E.g. filter time constant, bias current (BG reference)
  - ~ 15 percent variations (or more)
- Resistor ratios
  - E.g. opamp feedback network
  - Insensitive to absolute resistor value
  - "unit-element" approach rejects systematic variations (large area for non-integer ratios)
  - Process gradients
  - 0.1 ... 1 percent matching possible with careful layout

## 电阻匹配与布局

#### 失配类型

一 系统(例如接触)

-Run-to-run variations

器件间的一随机变化

#### 绝对电阻值

-例如滤波器时间常数,偏置电流(BG参考)

—~15%的变化(或更多)

#### 电阻比

一,例如运放反馈网络

-对绝对电阻值不敏感

"单元元素"方法拒绝系统变化 (非整数比率的大面积)

一过程梯度

一0.1.1%的匹配可能与仔细的布局

Serpentine layout for large value

Mitigates offset due to thermoelectric effects

数值大的蛇形布局

缓解热电效应引起的偏移

**Resistors summary** 

No or limited support in standard CMOS

Costly: large area Nonidealities

Large run-to-run variations

Temperature coefficient

Voltage coefficients (nonlinear)

Avoid them when you can Especially in critical networks

**Amplifier** 

Electronic filters

A/D converters

电阻汇总

标准 CMOS 中无支持或支持有限

非理想性

很大的 run-to-run 变化

温度系数

电压系数(非线性)

尽可能避免他们

尤其是在关键网络中

放大器

电子滤波器

A/D 转换器

Capacitance

**Applications** 

Bypass capacitor

Frequency compensation

Sampling

Substrate

电容 应用

旁路电容

频率补偿

采样

基底

**MOS** Capacitance

High capacitance in inversion

Linear region

Strong inversion

MOS 电容

逆变电路中的高电容

线性区域

强反转

- Unit elements
- Shields:
  - Etching
  - Fringing fields
- "Common-centroid"
- Wiring and interconnect parasitics

Ref.: Y. Tsividis, "Mixed Analog-Digital VLSI Design and Technology," McGraw-Hill. 1996.

A		
•	单位元素	
	盾牌:	
	- Etching	
	-边缘场	
"共线质心"		
布线和互连		
寄生体		
参考	於文献: Y.Tsividis,	"混合模拟-数字"
VLSI设计与技术		
Hill	, 1996	

#### SPICE

电子电路仿真;电路模拟;集成电路专用模拟程序

Charge redistribution 电荷再分配

Plate 板 Parasitic 寄生

Shield 防护 Fringing 边缘

Common-centroid 共质心; 共质心基本理论

Wirring线路Metal fringing effect金属边缘效应

Available in all CMOS Process (2 levels of metals ) 可在所有 CMOS 工艺中使用(2 级金属)

Parastics: Via, Bottom- and top-plate parasitics 寄生: 通过,底部和顶板寄生

Often loads amplifer 常用来加载放大器

Increase load adds power dissipation 增加负载会增加功耗

Magnetic effect 磁效应