




Andre S Winkel | Highlander Space Program

Sheet: /
File: CUTIE-CITRUS.kicad_sch

Title: CUTIE-CITRUS

Size: A4 Date: 2026-01-21


KiCad E.D.A. 9.0.5

Rev: 2.0

Id: 1/15

AMD Zynq 7020 CLG484

Flash Memory



File: soc-flash.kicad_sch

CAN0{UART}

UART0{UART}

ETH0{RGMII}

JTAG{JTAG}

SoC 500, 501

QSPI0{QSPI}

CAN0{UART}

UART0{UART}

ETH0{ETH}

1V8_FD

3V3_FD

File: soc-ps.kicad_sch

FPGA 0, 13, 33

JTAG{JTAG}

1V8_FD

3V3_FD

File: soc-1.kicad_sch

SoC Power

1V0_FD

1V8_FD

File: soc-pwr.kicad_sch

PS

PL

SoC 502

DDR_DQ[0..31]

DDR_A[0..14]

DDR_DM[0..3]

DDR_BA[0..2]

DDR_CSD

DDR_RASD

DDR_CASD

DDR_WED

DDR_CKED

DDR_ODTD

DDR_DRSTD

DDR_DQS_0_P

DDR_DQS_0_N

DDR_DQS_1_P

DDR_DQS_1_N

DDR_CK_PD

DDR_CK_ND

File: soc-ddr.kicad_sch

FPGA 34, 35

PL

File: soc-2.kicad_sch

DRAM

DDR_DQ[0..31]

DDR_A[0..14]

DDR_DM[0..3]

DDR_BA[0..2]

DDR_CS

DDR_RAS

DDR_CAS

DDR_WE

DDR_CKE

DDR_ODT

DDR_DRST

DDR_DQS_0_P

DDR_DQS_0_N

DDR_DQS_1_P

DDR_DQS_1_N

DDR_CK_P

DDR_CK_N

File: soc-dram.kicad_sch

1V35_DDR

Sheet: /SoC/

File: soc.kicad_sch

Title: CUTIE-CITRUS


Size: A4

Date: 2026-01-21


KiCad E.D.A. 9.0.5


Rev: 2.0


Id: 2/15




	1	2	3	4	5	6
A	U1D XC7Z020CLG484		U1E XC7Z020CLG484			
	IO_0_34	H15	IO_0_35	H17		
	IO_L1P_T0_34	J15	IO_L1P_T0_AD0P_35	F16		
	IO_L1N_T0_34	K15	IO_L1N_T0_AD0N_35	E16		
	IO_L2P_T0_34	J16	IO_L2P_T0_AD8P_35	D16		
	IO_L2N_T0_34	J17	IO_L2N_T0_AD8N_35	D17		
	IO_L3P_T0_DQS_PUDC_B_34	K16	IO_L3P_T0_DQS_AD1P_35	E15		
	IO_L3N_T0_DQS_34	L16	IO_L3N_T0_DQS_AD1N_35	D15		
	IO_L4P_T0_34	L17	IO_L4P_T0_35	G15		
	IO_L4N_T0_34	M17	IO_L4N_T0_35	G16		
B	IO_L5P_T0_34	N17	IO_L5P_T0_AD9P_35	F18		
	IO_L5N_T0_34	N18	IO_L5N_T0_AD9N_35	E18		
	IO_L6P_T0_34	M15	IO_L6P_T0_35	G17		
	IO_L6N_T0_VREF_34	M16	IO_L6N_T0_VREF_35	F17		
	IO_L7P_T1_34	J18	IO_L7P_T1_AD2P_35	C15		
	IO_L7N_T1_34	K18	IO_L7N_T1_AD2N_35	B15		
	IO_L8P_T1_34	J21	IO_L8P_T1_AD10P_35	B16		
	IO_L8N_T1_34	J22	IO_L8N_T1_AD10N_35	B17		
	IO_L9P_T1_DQS_34	J20	IO_L9P_T1_DQS_AD3P_35	A16		
	IO_L9N_T1_DQS_34	K21	IO_L9N_T1_DQS_AD3N_35	A17		
C	IO_L10P_T1_34	L21	IO_L10P_T1_AD11P_35	A18		
	IO_L10N_T1_34	L22	IO_L10N_T1_AD11N_35	A19		
	IO_L11P_T1_SRCC_34	K19	IO_L11P_T1_SRCC_35	C17		
	IO_L11N_T1_SRCC_34	K20	IO_L11N_T1_SRCC_35	C18		
	IO_L12P_T1_MRCC_34	L18	IO_L12P_T1_MRCC_35	D18		
	IO_L12N_T1_MRCC_34	L19	IO_L12N_T1_MRCC_35	C19		
	IO_L13P_T2_MRCC_34	M19	IO_L13P_T2_MRCC_35	B19		
	IO_L13N_T2_MRCC_34	M20	IO_L13N_T2_MRCC_35	B20		
	IO_L14P_T2_SRCC_34	N19	IO_L14P_T2_AD4P_SRCC_35	D20		
	IO_L14N_T2_SRCC_34	N20	IO_L14N_T2_AD4N_SRCC_35	C20		
D	IO_L15P_T2_DQS_34	M21	IO_L15P_T2_DQS_AD12P_35	A21		
	IO_L15N_T2_DQS_34	M22	IO_L15N_T2_DQS_AD12N_35	A22		
	IO_L16P_T2_34	N22	IO_L16P_T2_35	D22		
	IO_L16N_T2_34	P22	IO_L16N_T2_35	C22		
	IO_L17P_T2_34	R20	IO_L17P_T2_AD5P_35	E21		
	IO_L17N_T2_34	R21	IO_L17N_T2_AD5N_35	D21		
	IO_L18P_T2_34	P20	IO_L18P_T2_AD13P_35	B21		
	IO_L18N_T2_34	P21	IO_L18N_T2_AD13N_35	B22		
	IO_L19P_T3_34	N15	IO_L19P_T3_35	H19		
	IO_L19N_T3_VREF_34	P15	IO_L19N_T3_VREF_35	H20		
		IO_L20P_T3_34	IO_L20P_T3_AD6P_35	G19		
		IO_L20N_T3_34	IO_L20N_T3_AD6N_35	F19		
		IO_L21P_T3_DQS_34	IO_L21P_T3_DQS_AD14P_35	E19		
		IO_L21N_T3_DQS_34	IO_L21N_T3_DQS_AD14N_35	E20		
		IO_L22P_T3_34	IO_L22P_T3_AD7P_35	G20		
		IO_L22N_T3_34	IO_L22N_T3_AD7N_35	G21		
		IO_L23P_T3_34	IO_L23P_T3_35	F21		
		IO_L23N_T3_34	IO_L23N_T3_35	F22		
		IO_L24P_T3_34	IO_L24P_T3_AD15P_35	H22		
		IO_L24N_T3_34	IO_L24N_T3_AD15N_35	G22		
		IO_25_34	IO_25_35	H18		
		VCC0_34	VCC0_35	H21		
		VCC0_34	VCC0_35	G18		
		VCC0_34	VCC0_35	F15		
		VCC0_34	VCC0_35	D19		
		VCC0_34	VCC0_35	E22		
		VCC0_34	VCC0_35	C16		
		VCC0_34	VCC0_35	A20		
						D
Sheet: /SoC/FPGA 34, 35/ File: soc-2.kicad_sch						
Title: CUTIE-CITRUS						
Size: A4			Date: 2026-01-21			
KiCad E.D.A. 9.0.5			Rev: 2.0 Id: 4/15			
1	2	3	4	5	6	









Sheet: /SoC/DRAM/
File: soc-dram.kicad_sch


Title: CUTIE-CITRUS

Size: A4 Date: 2026-01-21

KiCad E.D.A. 9.0.5

Rev: 2.0

Id: 8/15



Sheet: /SoC/Flash Memory/
File: soc-flash.kicad_sch

Title: CUTIE-CITRUS

Size: A4 Date: 2026-01-21

KiCad E.D.A. 9.0.5


Rev: 2.0


Id: 9/15


1	2	3	4	5	6
A					
B					
C					
D					
1	2	3	4	5	6


<https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/6621/Kingston05032024EMMC32GTS0A01001v12.pdf>

Sheet: /EMMC/ File: emmc.kicad_sch		
Title: CUTIE-CITRUS		
Size: A4	Date: 2026-01-21	Rev: 2.0
KiCad E.D.A. 9.0.5		Id: 10/15









Sheet: /Backplane Connector/ File: backplane.kicad_sch		
Title: CUTIE-CITRUS		
Size: A4	Date: 2026-01-21	Rev: 2.0
KiCad E.D.A. 9.0.5	Id: 14/15	

1	2	3	4	5	6																									
A	i have no idea				A																									
B					B																									
C					C																									
D	<table><tr><td colspan="5"></td></tr><tr><td colspan="5">Sheet: /Camera Connector/ File: camera.kicad_sch</td></tr><tr><td colspan="5">Title: CUTIE-CITRUS</td></tr><tr><td colspan="2">Size: A4</td><td colspan="2" rowspan="2">Date: 2026-01-21</td><td>Rev: 2.0</td></tr><tr><td colspan="4">KiCad E.D.A. 9.0.5</td><td>Id: 15/15</td></tr></table>									Sheet: /Camera Connector/ File: camera.kicad_sch					Title: CUTIE-CITRUS					Size: A4		Date: 2026-01-21		Rev: 2.0	KiCad E.D.A. 9.0.5				Id: 15/15	D
Sheet: /Camera Connector/ File: camera.kicad_sch																														
Title: CUTIE-CITRUS																														
Size: A4		Date: 2026-01-21		Rev: 2.0																										
KiCad E.D.A. 9.0.5				Id: 15/15																										
1	2	3	4	5	6																									