lab3

1. fetch

```
`ifndef __FETCH_SV
`define __FETCH_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`include "pipeline/fetch/pcselect.sv"
`include "pipeline/decode/decoder.sv"
`else
`endif
module fetch
    import common::*;
    import pipes::*;(
    input u1 clk, reset,
    input u64 pcplus4,
    output u64 pc_selected,
    output fetch_data_t dataF,
    input u32 raw_instr,
    input u64 pc,
    input ibus_resp_t iresp,
    input dbus_resp_t dresp,
    output dbus_req_t dreq,
    output ibus_req_t ireq,
    output logic stallf,
    input logic stalld, stalle, stallm,
    input u1 branch,
    input u64 jump
);
    assign pc_selected = branch ? jump : pcplus4;
    // assign stallf = (~iresp.data_ok);
```

```
// assign stallf = ireq.valid && ~iresp.data_ok;

// always_ff @(posedge clk)

// if(reset)

// dataF <= '0;

// else begin
    assign dataF.pc = pc;
    assign dataF.instr = raw_instr;
    assign dataF.valid = ~stalld & ~stallm & iresp.data_ok;

// end
endmodule</pre>
```

fetch模块主要进行pc的生成,并发送访存请求。此lab添加了对branch和jump指令的判断。

```
`ifndef __PCSELECT_SV
`define __PCSELECT_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`else
`endif
module pcselect
    import common::*;
    import pipes::*;(
    input u1 clk, reset,
    input u64 pcplus4,
    output u64 pc_selected
);
    assign pc_selected = pcplus4;
endmodule
`endif
```

2. decode

```
`ifndef __DECODE_SV
`define __DECODE_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`include "pipeline/decode/decoder.sv"
`include "pipeline/decode/immediate.sv"
`else
`endif
module decode
    import common::*;
    import pipes::*;(
    input u1 clk, reset,
    input fetch_data_t dataF,
    output decode_data_t dataD,
    output creg_addr_t ra1, ra2,
    input word_t rd1, rd2,
    input ibus_req_t ireq,
    input ibus_resp_t iresp,
    output logic stallf, stalld, stalle, stallm, stall_raw,
    input u5 dstD, dstE, dstM, dstW,
    output dbus_req_t dreq,
    input dbus_resp_t dresp,
    input u1 branch
);
    control_t ctl;
    // assign stall_raw = bubble;
    decoder decoder (
        .raw_instr(dataF.instr),
        .ctl(ctl)
    );
    assign ra1 = dataF.instr[19:15];
    assign ra2 = dataF.instr[24:20];
```

```
word_t temp1, temp2;
logic bubble, bubble1, bubble2;
assign bubble1 = ra1 != 0 && (ra1 == dstD || ra1 == dstE || ra1 == dstM);
assign bubble2 = ra2 != 0 && (ra2 == dstD || ra2 == dstE || ra2 == dstM);
immediate immediate(
    .scra(rd1),
    .scrb(rd2),
    .ctl(ctl),
    .instr(dataF.instr),
    .temp1,
    .temp2,
    .bubble,
    .bubble1,
    .bubble2
);
assign stalld = bubble;
// always_ff @(posedge clk)
       if(reset)
//
           stall_raw <= 0;</pre>
//
//
       else begin
//
           if(ctl.op == LD || ctl.op == SD)
//
               stall_raw <= 1;</pre>
//
           if(dresp.data_ok)
//
               stall_raw <= 0;
// always_ff @(posedge clk)
       if(reset)
//
//
           dataD <= '0;</pre>
//
       else begin
        assign dataD.pc = dataF.pc;
        assign dataD.instr = dataF.instr;
        assign dataD.valid = ~stalld & ~stallm & dataF.valid;
        assign dataD.ctl = ctl;
        assign dataD.dst = dataF.instr[11:7];
        assign dataD.srca = temp1;
        assign dataD.srcb = temp2;
        assign dataD.rega = ra1;
        assign dataD.regb = ra2;
```

```
assign dataD.store_data = rd2;
    // end
endmodule
```

在decode阶段生成控制信号,并从指令中获取需要写入的寄存器和操作数。同时进行数据冒险的判断,如果当前读的寄存器与上一条指令的写的寄存器相同,则需要暂停fetch阶段,等待数据写回。若并将指令送至execute阶段。

```
`ifndef __DECODER_SV
`define __DECODER_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`else
`endif
module decoder
    import common::*;
    import pipes::*;(
    input u32 raw_instr,
    output control_t ctl
);
    u7 f7 = raw_instr[6:0];
    u3 f3 = raw_instr[14:12];
    u7 f7_ = raw_instr[31:25];
    always_comb begin
        ct1 = '0;
        unique case (f7)
            F7_ADDI: begin
                ctl.op = ALUI;
                ctl.regwrite = 1'b1;
                unique case (f3)
                    F3_ADDI: begin
                        ctl.alufunc = ADD;
                    end
                    F3_XORI: begin
                        ctl.alufunc = XOR;
                    end
                    F3_ORI: begin
                        ctl.alufunc = OR;
                    end
                    F3_ANDI: begin
                        ctl.alufunc = AND;
```

```
F3_SLTI: begin
            ctl.alufunc = SLT;
        end
        F3_SLTIU: begin
            ctl.alufunc = SLTU;
        end
        F3_SLLI: begin
            ctl.alufunc = SLL;
        end
        F3_SRLI: begin
            ctl.alufunc = raw_instr[30] ? SRA : SRL;
        end
        default: begin
            ctl.alufunc = NOTALU;
            ctl.regwrite = 1'b0;
        end
    endcase
end
F7_ADD: begin
    ctl.op = ALU;
    ctl.regwrite = 1'b1;
    unique case (f3)
        F3_ADD: begin
            unique case (f7_)
                F7_ADD_: begin
                    ctl.alufunc = ADD;
                end
                F7_SUB_: begin
                    ctl.alufunc = SUB;
                end
                default: begin
                    ctl.alufunc = NOTALU;
                end
            endcase
```

```
F3_AND: begin
    ctl.alufunc = AND;
end
F3_OR: begin
    ctl.alufunc = OR;
end
F3_XOR: begin
    ctl.alufunc = XOR;
end
F3_SLT: begin
    ctl.alufunc = SLT;
end
F3_SLTU: begin
    ctl.alufunc = SLTU;
end
F3_SLL: begin
    ctl.alufunc = SLL;
end
F3_SRL: begin
    unique case (f7_)
        F7_SRL_: begin
            ctl.alufunc = SRL;
        end
        F7_SRA_: begin
            ctl.alufunc = SRA;
        end
        default: begin
            ctl.alufunc = NOTALU;
        end
    endcase
end
default: begin
```

```
ctl.alufunc = NOTALU;
        end
    endcase
end
F7_ADDIW: begin
    ctl.op = ALUIW;
    ctl.regwrite = 1'b1;
    unique case (f3)
        F3_ADDIW: begin
            ctl.alufunc = ADD;
        end
        F3_SLLIW: begin
            ctl.alufunc = SLLW;
        end
        F3_SRLIW: begin
            ctl.alufunc = raw_instr[30] ? SRAW : SRLW;
        end
        default: begin
            ctl.alufunc = NOTALU;
        end
    endcase
end
F7_ADDW: begin
    ctl.op = ALUW;
    ctl.regwrite = 1'b1;
    unique case (f3)
        F3_ADDW:
        unique case (f7_)
            F7_ADDW_: begin
                ctl.alufunc = ADD;
            end
            F7_SUBW_: begin
                ctl.alufunc = SUB;
            end
            default: begin
                ctl.alufunc = NOTALU;
```

```
endcase
        F3_SLLW: begin
            ctl.alufunc = SLLW;
        end
        F3_SRLW: begin
            unique case (f7_)
                F7_SRLW_: begin
                    ctl.alufunc = SRLW;
                end
                F7_SRAW_: begin
                    ctl.alufunc = SRAW;
                end
                default: begin
                    ctl.alufunc = NOTALU;
                end
            endcase
        end
        default: begin
            ctl.alufunc = NOTALU;
        end
    endcase
end
F7_LD: begin
    ctl.op = LD;
    ctl.regwrite = 1'b1;
    ctl.memtoreg = 1'b1;
    ctl.alufunc = ADD;
end
F7_SD: begin
    ctl.op = SD;
    ctl.regwrite = 1'b0;
    ctl.memwrite = 1'b1;
    ctl.alufunc = ADD;
end
```

end

```
F7_LUI: begin
    ctl.op = LUI;
    ctl.regwrite = 1'b1;
    ctl.alufunc = CPYB;
end
F7_BEQ: begin
    ctl.regwrite = 1'b0;
    ctl.op = f3[0] ? BNZ : BZ;
    unique case (f3[2:1])
        2'b00: begin
            ctl.alufunc = EQL;
        end
        2'b10: begin
            ctl.alufunc = SLT;
        end
        2'b11: begin
            ctl.alufunc = SLTU;
        end
        default: begin
            ctl.alufunc = NOTALU;
        end
    endcase
end
F7_AUIPC: begin
    ctl.op = AUIPC;
    ctl.regwrite = 1'b1;
    ctl.alufunc = AUI;
end
F7_JAL: begin
    ctl.op = JAL;
    ctl.regwrite = 1'b1;
    ctl.alufunc = ADD;
end
F7_JALR: begin
    ctl.op = JALR;
    ctl.regwrite = 1'b1;
```

```
ctl.alufunc = ADD;
end

default: begin
    ctl.op = UNKNOWN;
    ctl.alufunc = NOTALU;
    ctl.regwrite = 1'b0;
    end
    endcase

end

endmodule

`endif
```

获取指令的opcode和func。

```
`ifndef __IMMEDIATE_SV
`define IMMEDIATE SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`endif
module immediate
        import common::*;
        import pipes::*;(
    input word_t scrb, scra,
    input control_t ctl,
    input u32
                  instr,
    output word_t temp1, temp2,
    output logic bubble,
    input logic bubble1, bubble2
);
    always_comb begin
        temp1 = scra;
        temp2 = scrb;
        unique case (ctl.op)
            ALUW: begin
                bubble = bubble1 | bubble2;
            end
            ALU: begin
                bubble = bubble1 | bubble2;
            end
            ALUI, ALUIW, LD: begin
                temp2 = {{52{instr[31]}}, instr[31:20]};
                bubble = bubble1;
            end
            LUI: begin
                temp2 = {{32{instr[31]}}, instr[31:12], 12'b0};
                bubble = bubble1;
            end
            SD: begin
                temp2 = {{52{instr[31]}}}, instr[31:25], instr[11:7]};
                bubble = bubble1;
```

```
end
```

```
AUIPC: begin
                temp2 = {{32{instr[31]}}, instr[31:12], 12'b0};
                bubble = 0;
            end
            JAL: begin
                bubble = 0;
            end
            JALR: begin
                bubble = bubble1;
            end
            default: begin
                bubble = bubble1 | bubble2;
            end
        endcase
    end
endmodule
`endif
```

获取立即数。并辅助进行数据冒险的判断。

3. execute

```
`ifndef __EXCUTE_SV
`define __EXCUTE_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`include "pipeline/execute/alu.sv"
`endif
module execute
    import common::*;
        import pipes::*;(
    input u1 clk, reset,
    input decode_data_t dataD,
    output execute_data_t dataE,
    input logic stallf, stalld, stalle, stallm,
    output u1 branch,
    output u64 jump
);
    word_t result;
    alu alu_inst(
        .clk(clk),
        .reset(reset),
        .srca(dataD.srca),
        .srcb(dataD.srcb),
        .alufunc(dataD.ctl.alufunc),
        .result(result),
        .choose(dataD.ctl.op == ALUW || dataD.ctl.op == ALUIW),
        .pc(dataD.pc)
    );
    assign branch = ((dataD.ctl.op == BZ && result == 1) || (dataD.ctl.op == BNZ && result == 0)
    assign jump = dataD.ctl.op == JAL
                                                           ? dataD.pc + {{44{dataD.instr[31]}}}, dataD.pc
                  : dataD.ctl.op == JALR
                                                           ? (dataD.srca + {{52{dataD.instr[31]}}}
                   : (dataD.ctl.op == BZ && result == 1) ? dataD.pc + {{52{dataD.instr[31]}}}, dataD.pc
                   : (dataD.ctl.op == BNZ && result == 0) ? dataD.pc + {{52{dataD.instr[31]}}}, dataD.pc
                                                             dataD.pc + 4;
```

```
// always_ff @(posedge clk)
    //
           if(reset)
    //
               dataE <= '0;</pre>
    //
           else begin
            assign dataE.result = (dataD.ctl.op == JAL || dataD.ctl.op == JALR) ? dataD.pc + 4
            assign dataE.ctl = dataD.ctl;
            assign dataE.dst = dataD.dst;
            assign dataE.pc = dataD.pc;
            assign dataE.instr = dataD.instr;
            assign dataE.valid = ~stallm & dataD.valid;
            assign dataE.store_data = dataD.store_data;
        // end
endmodule
```

根据decode阶段的得到的opcode和func,对操作数进行运算。并判断当前指令是否进行跳转操作。

4. memory

```
`ifndef _MEMORY_SV
`define _MEMORY_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`endif
module memory
    import common::*;
    import pipes::*;(
    input logic clk, reset,
    input execute_data_t dataE,
    output memory_data_t dataM,
    output dbus_req_t dreq,
    input dbus_resp_t dresp,
    output logic stallf, stalld, stalle, stallm, stall
);
    msize_t size;
    strobe_t strobe;
    logic load, store;
    addr_t addr = dataE.result;
    logic req_active;
    logic new_request;
    assign load = dataE.ctl.op == LD;
    assign store = dataE.ctl.op == SD;
    assign new_request = (load | store) & dataE.valid;
    // 更新请求活跃状态(时序逻辑)
    always_ff @(posedge clk) begin
        if (reset) begin
            req_active <= 1'b0;</pre>
        end else begin
            if (dresp.data_ok) begin
                // 响应完成时清除活跃状态
                req_active <= 1'b0;</pre>
```

```
end else if (new_request && !req_active) begin
            // 新请求且当前无活跃请求时激活
            req_active <= 1'b1;</pre>
        end
    end
end
// 输出 valid 信号: 活跃状态或新请求(组合逻辑)
assign dreq.valid = req_active || new_request;
assign dreq.addr = addr;
assign dreq.size = size;
assign dreq.strobe = store ? strobe << addr[2:0] : 0;</pre>
u64 in = dataE.store_data;
u6 off = {addr[2:0], 3'b0};
assign dreq.data = in << off;</pre>
always_comb case (dataE.instr[13:12])
    2'b00: begin size = MSIZE1; strobe = 8'b00000001; end //sb
    2'b01: begin size = MSIZE2; strobe = 8'b00000011; end //sh
    2'b10: begin size = MSIZE4; strobe = 8'b00001111; end //sw
    2'b11: begin size = MSIZE8; strobe = 8'b11111111; end //sd
endcase
u64 out, data;
assign data = dresp.data >> off;
always_comb case (dataE.instr[14:12])
    3'b000: out = {{56{data[7]}}}, data[7:0]}; // lb
    3'b001: out = {{48{data[15]}}}, data[15:0]}; // lh
    3'b010: out = {{32{data[31]}}}, data[31:0]}; // lw
    3'b011: out = data; // ld
    3'b100: out = {{56'b0}, data[7:0]}; // lbu
    3'b101: out = {{48'b0}, data[15:0]}; // lhu
    3'b110: out = {{32'b0}, data[31:0]}; // lwu
    3'b111: out = 0; // not used
endcase
// always_ff @(posedge clk)
//
       if(reset)
//
           dataM <= '0;</pre>
```

```
// else begin
    assign dataM.result = load ? out : (store ? 0 : dataE.result);
    assign dataM.ctl = dataE.ctl;
    assign dataM.dst = dataE.dst;
    assign dataM.pc = dataE.pc;
    assign dataM.instr = dataE.instr;
    assign dataM.valid = ~stallm & dataE.valid;
    assign dataM.store_data = dataE.store_data;
    // end
endmodule
`endif
```

若指令为load或store,则将数据从ibus或dbus中读出或写入。

5. writeback

```
`ifndef _WRITEBACK_SV
`define _WRITEBACK_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`endif
module writeback
    import common::*;
    import pipes::*;(
    input logic clk, reset,
    input memory_data_t dataM,
    output writeback_data_t dataW,
    input logic wvalid,
    output logic [63:0] regs[31:0],
    output logic [63:0] regs_nxt[31:0]
);
    creg_addr_t wa;
    word_t wd;
    assign wa = dataM.dst;
    assign wd = dataM.result;
    always_ff @(posedge clk) begin
                regs_nxt <= regs;</pre>
                regs_nxt[0] <= '0;
        end
        for (genvar i = 1; i < 32; i++)
                always_comb
                        regs[i] = (i == wa && wvalid) ? wd : regs_nxt[i];
    // always_ff @(posedge clk)
    //
           if(reset)
    //
               dataW <= '0;</pre>
    //
           else begin
            assign dataW.result = dataM.result;
            assign dataW.ctl = dataM.ctl;
```

```
assign dataW.dst = dataM.dst;
             assign dataW.pc = dataM.pc;
             assign dataW.instr = dataM.instr;
             assign dataW.valid = dataM.valid;
             assign dataW.store_data = dataM.store_data;
         // end
 endmodule
 `endif
将运算结果写入指定寄存器。
 `ifndef __REGFILE_SV
 `define __REGFILE_SV
 `ifdef VERILATOR
 `include "include/common.sv"
```

`include "include/pipes.sv" `endif module regfile import common::*; import pipes::*;(input logic clk, reset, input creg_addr_t ra1, ra2, output word_t rd1, rd2); logic [63:0] regs[31:0], regs_nxt[31:0]; assign rd1 = (ra1 != 0) ? regs[ra1] : 0; assign rd2 = (ra2 != 0) ? regs[ra2] : 0; endmodule

`endif

7. pipes.sv

```
`ifndef __PIPES_SV
`define __PIPES_SV
`ifdef VERILATOR
`include "include/common.sv"
`endif
package pipes;
    import common::*;
    // 定义指令解码规则
    parameter F7_ADDI = 7'b0010011;
    parameter F3_ADDI = 3'b000;
    parameter F7_XORI = 7'b0010011;
    parameter F3_XORI = 3'b100;
    parameter F7_ORI = 7'b0010011;
    parameter F3_ORI = 3'b110;
    parameter F7_ANDI = 7'b0010011;
    parameter F3_ANDI = 3'b111;
    parameter F7_ADD = 7'b0110011;
    parameter F3_ADD = 3'b000;
    parameter F7_ADD_ = 7'b00000000;
    parameter F7_SUB = 7'b0110011;
    parameter F3_SUB = 3'b000;
    parameter F7_SUB_ = 7'b0100000;
    parameter F7_AND = 7'b0110011;
    parameter F3_AND = 3'b111;
    parameter F7_OR = 7'b0110011;
    parameter F3_OR = 3'b110;
    parameter F7_XOR = 7'b0110011;
    parameter F3_XOR = 3'b100;
```

```
parameter F7_ADDIW = 7'b0011011;
parameter F3_ADDIW = 3'b000;
parameter F7_ADDW = 7'b0111011;
parameter F3_ADDW = 3'b000;
parameter F7_ADDW_ = 7'b00000000;
parameter F7_SUBW = 7'b0111011;
parameter F3_SUBW = 3'b000;
parameter F7_SUBW_ = 7'b0100000;
parameter F7_LD = 7'b0000011;
parameter F3_LD = 3'b011;
parameter F7_SD = 7'b0100011;
parameter F3_SD = 3'b011;
parameter F7_LB = 7'b0000011;
parameter F3_LB = 3'b000;
parameter F7_LH = 7'b0000011;
parameter F3_LH = 3'b001;
parameter F7_LW = 7'b0000011;
parameter F3_LW = 3'b010;
parameter F7_LBU = 7'b0000011;
parameter F3_LBU = 3'b100;
parameter F7_LHU = 7'b0000011;
parameter F3_LHU = 3'b101;
parameter F7_LWU = 7'b0000011;
parameter F3_LWU = 3'b110;
parameter F7_SB = 7'b0100011;
parameter F3_SB = 3'b000;
parameter F7_SH = 7'b0100011;
parameter F3_SH = 3'b001;
parameter F7_SW = 7'b0100011;
```

```
parameter F3_SW = 3'b010;
parameter F7_LUI = 7'b0110111;
parameter F7_BEQ = 7'b1100011;
parameter F3_BEQ = 3'b000;
parameter F7_BNE = 7'b1100011;
parameter F3_BNE = 3'b001;
parameter F7_BLT = 7'b1100011;
parameter F3_BLT = 3'b100;
parameter F7_BGE = 7'b1100011;
parameter F3_BGE = 3'b101;
parameter F7_BLTU = 7'b1100011;
parameter F3_BLTU = 3'b110;
parameter F7_BGEU = 7'b1100011;
parameter F3_BGEU = 3'b111;
parameter F7_SLTI = 7'b0010011;
parameter F3_SLTI = 3'b010;
parameter F7_SLTIU = 7'b0010011;
parameter F3_SLTIU = 3'b011;
parameter F7_SLLI = 7'b0010011;
parameter F3_SLLI = 3'b001;
parameter F7_SRLI = 7'b0010011;
parameter F3_SRLI = 3'b101;
parameter F7_SRAI = 7'b0010011;
parameter F3_SRAI = 3'b101;
parameter F7_SLL = 7'b0110011;
parameter F3_SLL = 3'b001;
parameter F7_SLT = 7'b0110011;
parameter F3_SLT = 3'b010;
```

```
parameter F7_SLTU = 7'b0110011;
parameter F3_SLTU = 3'b011;
parameter F7_SRL = 7'b0110011;
parameter F3_SRL = 3'b101;
parameter F7_SRL_ = 7'b00000000;
parameter F7_SRA = 7'b0110011;
parameter F3_SRA = 3'b101;
parameter F7_SRA_ = 7'b0100000;
parameter F7_SLLIW = 7'b0011011;
parameter F3_SLLIW = 3'b001;
parameter F7_SRLIW = 7'b0011011;
parameter F3_SRLIW = 3'b101;
parameter F7_SRAIW = 7'b0011011;
parameter F3_SRAIW = 3'b101;
parameter F7_SLLW = 7'b0111011;
parameter F3_SLLW = 3'b001;
parameter F7_SRLW = 7'b0111011;
parameter F3_SRLW = 3'b101;
parameter F7_SRLW_ = 7'b00000000;
parameter F7_SRAW = 7'b0111011;
parameter F3_SRAW = 3'b101;
parameter F7_SRAW_ = 7'b0100000;
parameter F7_AUIPC = 7'b0010111;
parameter F7_JAL = 7'b1101111;
parameter F7_JALR = 7'b1100111;
// typedef enum logic {
//
       IDLE,
//
      TEMP
// } state_t;
typedef struct packed {
```

```
logic valid;
    u64 pc;
    u32 instr;
} fetch_data_t;
typedef struct packed {
    decode_op_t op;
    alufunc_t alufunc;
    u1 regwrite, memtoreg, memwrite;
} control_t;
typedef struct packed {
    logic valid;
   u64 pc;
    u32 instr;
    u5 rega, regb;
    word_t srca, srcb;
    word_t rd1, rd2;
    word_t store_data;
    control_t ctl;
    creg_addr_t dst;
} decode_data_t;
typedef struct packed {
    logic valid;
    u64 pc;
    u32 instr;
    word_t result;
    word_t store_data;
    control_t ctl;
    creg_addr_t dst;
} execute_data_t;
typedef struct packed {
    logic valid;
   u64 pc;
    u32 instr;
    word_t result;
    word_t memaddr;
    control_t ctl;
    creg_addr_t dst;
} memory_data_t;
```

```
typedef struct packed {
    logic valid;
    u64 pc;
    u32 instr;
    word_t result;
    word_t memaddr;
    control_t ctl;
    creg_addr_t dst;
} writeback_data_t;

endpackage
`endif
```

定义所需常量和结构体。

8. core.sv

```
`ifndef __CORE_SV
`define __CORE_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "pipeline/regfile/regfile.sv"
`include "pipeline/fetch/fetch.sv"
`include "pipeline/fetch/pcselect.sv"
`include "pipeline/decode/decode.sv"
`include "pipeline/pipeline_reg/pipeline_reg.sv"
`include "pipeline/execute/execute.sv"
`include "pipeline/memory/memory.sv"
`include "pipeline/writeback/writeback.sv"
`else
`endif
module core
        import common::*;
        import pipes::*;(
        input logic clk, reset,
        output ibus_req_t ireq,
        input ibus_resp_t iresp,
        output dbus_req_t dreq,
        input dbus_resp_t dresp,
        input logic trint, swint, exint
);
        /* TODO: Add your pipeline here. */
        u1 stallpc, stallf, stalld, stalle, stallm, stall_raw, stall, need_nop;
        // assign stallf = (dataF.instr[6:0] == F7_BEQ);
        // assign stalld = stall_raw | stallpc | stall;
        // assign stalle = stallpc | stall;
        // assign stallm = stallpc | stall;
        // assign stalld = (dataD.rega != 0 && dataD.rega == dstE) || (dataD.regb != 0 && dataD.
        // assign stallf = stallpc;
        assign stallm = dreq.valid && ~dresp.data_ok;
```

```
// assign stall = dreq.valid && ~dresp.data_ok;
    u64 pc, pc_nxt, pc_prev;
    u1 branch;
    u64 jump;
    u1 branch_enable;
    u64 branch_target;
    assign stallpc = ireq.valid && ~iresp.data_ok;
// state_t state;
// logic [4:0] temp_counter;
    always_ff @( posedge clk ) begin
            if(reset) begin
                     pc <= 64'h8000_0000;</pre>
             end
            else if(stallpc | stallm | stalld) begin
                     pc <= pc;</pre>
            end
            // else if(branch_enable) begin
                     pc <= branch_target;</pre>
            // end
            else begin
                     pc <= pc_nxt;</pre>
            end
    end
    always_ff @(posedge clk) begin
            if(reset) begin
                     jump <= '0;
            end else if(branch) begin
                     jump <= jump;</pre>
             end else if((!stallpc && !stalld && !stallm) || branch == '0) begin
                     jump <= branch_target;</pre>
             end
    end
    always_ff @(posedge clk) begin
            if(reset) begin
                     branch <= '0;
             end else if((!stallpc && !stalld && !stallm) || branch == '0) begin
```

```
branch <= branch_enable;</pre>
            end
    end
    // logic ireq_active;
    // // 更新请求活跃状态(时序逻辑)
// always_ff @(posedge clk) begin
//
       if (reset) begin
//
           ireq_active <= 1'b1;</pre>
//
       end else begin
//
           if(iresp.data_ok) begin
    //
                             if(stalld | stallm) begin
                                     ireq_active <= 1'b0;</pre>
    //
    //
                             end
    //
                    end
    //
                    if(!stalld & !stallm) begin
    //
                             ireq_active <= 1'b1;</pre>
                    end
    //
//
       end
// end
    assign ireq.valid = 1'b1;
    assign ireq.addr = pc;
    u32 raw_instr;
    assign raw_instr = iresp.data;
    fetch_data_t dataF, dataF_nxt;
    decode_data_t dataD, dataD_nxt;
    execute_data_t dataE, dataE_nxt;
    memory_data_t dataM, dataM_nxt;
    writeback_data_t dataW, dataW_nxt;
    creg_addr_t ra1, ra2;
    word_t rd1, rd2;
    u1 flushF, stop;
```

assign flushF = ireq.valid & ~iresp.data_ok;

u5 dstD, dstE, dstM, dstW;

```
// u1 branchD, branchE, branchM, branchW;
assign dstD = (dataD.ctl.regwrite && dataD.valid) ? dataD.dst : 0;
assign dstE = (dataE.ctl.regwrite && dataE.valid) ? dataE.dst : 0;
assign dstM = (dataM.ctl.regwrite && dataM.valid) ? dataM.dst : 0;
assign dstW = (dataW.ctl.regwrite && dataW.valid) ? dataW.dst : 0;
// assign branchD = (dataD.ctl.op == JAL) || (dataD.ctl.op == JALR) || (dataD.ctl.op ==
// assign branchE = (dataE.ctl.op == JAL) || (dataE.ctl.op == JALR) || (dataE.ctl.op ==
// assign branchM = (dataM.ctl.op == JAL) || (dataM.ctl.op == JALR) || (dataM.ctl.op ==
// assign branchW = (dataW.ctl.op == JAL) || (dataW.ctl.op == JALR) || (dataW.ctl.op ==
pipeline_reg pipeline_reg (
        .clk, .reset,
        .flushF,
        .stallf, .stalld, .stalle, .stallm, .stall, .stallpc, .stall_raw,
        .ireq, .iresp, .dreq, .dresp,
        .dataF_nxt, .dataF,
        .dataD_nxt, .dataD,
        .dataE_nxt, .dataE,
        .dataM_nxt, .dataM,
        .dataW_nxt, .dataW,
        .need_nop,
        .branch,
        .branch_enable
);
regfile regfile(
        .clk, .reset,
        .ra1,
        .ra2,
        .rd1,
        .rd2
);
fetch fetch (
        .clk, .reset,
        .pcplus4(pc + 4),
        .pc_selected(pc_nxt),
        .dataF(dataF_nxt),
        .raw_instr(raw_instr),
        .pc(pc),
        .iresp,
```

```
.dresp,
        .ireq,
        .dreq,
        .stallf, .stalld, .stalle, .stallm,
        .branch,
        .jump
);
decode decode (
        .clk, .reset,
        .dataF,
        .dataD(dataD_nxt),
        .ra1, .ra2, .rd1, .rd2,
        .ireq,
        .iresp,
        .stallf, .stalld, .stalle, .stallm, .stall_raw,
        .dstD, .dstE, .dstM, .dstW,
        .dreq, .dresp,
        .branch
);
execute execute(
        .clk, .reset,
        .dataD,
        .dataE(dataE_nxt),
        .stallf, .stalld, .stalle, .stallm,
        .branch(branch_enable),
        .jump(branch_target)
);
memory memory(
        .clk, .reset,
        .dataE,
        .dataM(dataM_nxt),
        .dreq,
        .dresp,
        .stallf, .stalld, .stalle, .stallm, .stall
);
writeback writeback(
        .clk, .reset,
        .dataM,
        .dataW(dataW_nxt),
```

```
.wvalid(dataM.ctl.regwrite),
                 .regs(regfile.regs),
                 .regs_nxt(regfile.regs_nxt)
        );
        // u1 commit_valid;
        // u64 pc_prev;
        // logic [63:0] pc_prev;
        // logic commit_ok;
        always_ff @(posedge clk) begin
                if(reset) begin
                         pc_prev <= '0;</pre>
                end
                else if (dataW.valid) begin
                         pc_prev <= dataW.pc;</pre>
                end
        end
        always_ff @(posedge clk) begin
                if(reset) begin
                         pc_prev <= '0;</pre>
                end
                else if (dataW.instr != '0) begin
                         pc_prev <= dataW.pc;</pre>
                 end
        end
`ifdef VERILATOR
        DifftestInstrCommit DifftestInstrCommit(
                 .clock
                                      (clk),
                 .coreid
                                      (0),
                 .index
                                      (0),
                 .valid
                                      (dataW.valid & dataW.pc != pc_prev),
                                      (dataW.pc),
                 .pc
                 .instr
                                      (dataW.instr),
                                      ((dataW.ctl.op == SD | dataW.ctl.op == LD) && dataW.memadd;
                 .skip
                 .isRVC
                                      (0),
                 .scFailed
                                      (0),
                 .wen
                                      (dataW.ctl.regwrite),
                 .wdest
                                      ({3'b0, dataW.dst}),
                 .wdata
                                      (dataW.result)
```

```
);
```

```
DifftestArchIntRegState DifftestArchIntRegState (
            .clock
                                 (clk),
            .coreid
                                 (0),
            .gpr_0
                                 (regfile.regs_nxt[0]),
                                 (regfile.regs_nxt[1]),
            .gpr_1
            .gpr_2
                                 (regfile.regs_nxt[2]),
            .gpr_3
                                 (regfile.regs_nxt[3]),
            .gpr_4
                                 (regfile.regs_nxt[4]),
                                 (regfile.regs_nxt[5]),
            .gpr_5
            .gpr_6
                                 (regfile.regs_nxt[6]),
            .gpr_7
                                 (regfile.regs_nxt[7]),
            .gpr_8
                                 (regfile.regs_nxt[8]),
                                 (regfile.regs_nxt[9]),
            .gpr_9
            .gpr_10
                                 (regfile.regs_nxt[10]),
                                 (regfile.regs_nxt[11]),
            .gpr_11
            .gpr_12
                                 (regfile.regs_nxt[12]),
                                 (regfile.regs_nxt[13]),
            .gpr_13
            .gpr_14
                                 (regfile.regs_nxt[14]),
                                 (regfile.regs_nxt[15]),
            .gpr_15
                                 (regfile.regs_nxt[16]),
            .gpr_16
            .gpr_17
                                 (regfile.regs_nxt[17]),
            .gpr_18
                                 (regfile.regs_nxt[18]),
            .gpr_19
                                 (regfile.regs_nxt[19]),
            .gpr_20
                                 (regfile.regs_nxt[20]),
            .gpr_21
                                 (regfile.regs_nxt[21]),
            .gpr_22
                                 (regfile.regs_nxt[22]),
            .gpr_23
                                 (regfile.regs_nxt[23]),
            .gpr_24
                                 (regfile.regs_nxt[24]),
            .gpr_25
                                 (regfile.regs_nxt[25]),
                                 (regfile.regs_nxt[26]),
            .gpr_26
            .gpr_27
                                 (regfile.regs_nxt[27]),
                                 (regfile.regs_nxt[28]),
            .gpr_28
            .gpr_29
                                 (regfile.regs_nxt[29]),
            .gpr_30
                                 (regfile.regs_nxt[30]),
            .gpr_31
                                 (regfile.regs_nxt[31])
    );
DifftestTrapEvent DifftestTrapEvent(
            .clock
                                 (clk),
            .coreid
                                 (0),
            .valid
                                 (0),
```

```
(<del>0</del>),
                  .code
                                       (0),
                 .pc
                 .cycleCnt
                                       (0),
                 .instrCnt
                                       (0)
        );
        DifftestCSRState DifftestCSRState(
                 .clock
                                       (clk),
                 .coreid
                                       (0),
                 .priviledgeMode
                                       (3),
                 .mstatus
                                       (0),
                                       (0 /* mstatus & 64'h800000030001e000 */),
                 .sstatus
                 .mepc
                                       (0),
                 .sepc
                                       (0),
                 .mtval
                                       (0),
                 .stval
                                       (0),
                 .mtvec
                                       (O),
                 .stvec
                                       (0),
                 .mcause
                                       (0),
                 .scause
                                       (0),
                 .satp
                                       (0),
                 .mip
                                       (0),
                 .mie
                                       (0),
                 .mscratch
                                       (0),
                 .sscratch
                                       (0),
                 .mideleg
                                       (0),
                 .medeleg
                                       (0)
        );
`endif
endmodule
`endif
```

跳转信号在阻塞结束时发出。

9. pipeline_reg.sv

```
`ifndef __PIPELINE_REG_SV
`define __PIPELINE_REG_SV
`ifdef VERILATOR
`include "include/common.sv"
`include "include/pipes.sv"
`include "pipeline/decode/decoder.sv"
`else
`endif
module pipeline_reg
    import common::*;
    import pipes::*; (
        input logic clk, reset,
        input logic flushF, stallf, stalld, stalle, stallm, stall, stallpc, stall_raw,
        input ibus_req_t ireq,
        input ibus_resp_t iresp,
        input dbus_req_t dreq,
        input dbus_resp_t dresp,
        input fetch_data_t dataF_nxt,
        output fetch_data_t dataF,
        input decode_data_t dataD_nxt,
        output decode_data_t dataD,
        input execute_data_t dataE_nxt,
        output execute_data_t dataE,
        input memory_data_t dataM_nxt,
        output memory_data_t dataM,
        input writeback_data_t dataW_nxt,
        output writeback_data_t dataW,
        output logic need_nop,
        input u1 branch,
        input u1 branch_enable
    );
```

```
// always_ff @(posedge clk) begin
// if(reset) begin
// state <= IDLE;</pre>
//
     dataF <= '0;
     dataD <= '0;
//
// dataE <= '0;
//
     dataM <= '0;
// dataW <= '0;
// temp_counter <= 0;</pre>
// end
// else begin
//
       case(state)
//
           IDLE: begin
                dataF <= dataF_nxt;</pre>
//
                dataD <= dataD_nxt;</pre>
//
               dataE <= dataE_nxt;</pre>
//
               dataM <= dataM_nxt;</pre>
//
//
                dataW <= dataW_nxt;</pre>
//
               temp_counter <= 0;</pre>
//
                state <= TEMP;</pre>
//
           end
//
           TEMP: begin
//
                if(temp_counter < 15) begin</pre>
//
                    temp_counter <= temp_counter + 1;</pre>
//
                end
//
                else begin
//
                    state <= IDLE;</pre>
//
                end
//
           end
//
       endcase
// end
// end
// always_ff @(posedge clk) begin
//
       if (reset) begin
           dataF <= '0;</pre>
//
//
       end
//
       else if(stalld | stallm) begin
//
           dataF <= dataF;</pre>
//
       end
//
       else if (~iresp.data_ok) begin
//
           dataF.valid <= 0;</pre>
//
       end
```

```
// else begin
//
     dataF <= dataF_nxt;</pre>
//
      end
// end
// always_ff @(posedge clk) begin
//
      if (reset) begin
//
        dataD <= '0;
//
    end
//
    else if(stallm) begin
//
     dataD <= dataD;</pre>
//
    end
    else if(stalld) begin
//
     dataD.valid <= 0;</pre>
//
//
    end
// else begin
//
     dataD <= dataD_nxt;</pre>
//
      end
// end
// always_ff @(posedge clk) begin
//
      if (reset) begin
     dataE <= '0;
//
//
    end
// else if(stallm) begin
    dataE <= dataE;</pre>
//
//
    end
// else begin
//
     dataE <= dataE_nxt;</pre>
//
      end
// end
// always_ff @(posedge clk) begin
      if (reset) begin
//
//
         dataM <= '0;</pre>
//
    end
      else if (stallm) begin
//
    dataM.valid <= 0;</pre>
//
//
     end
//
    else begin
//
      dataM <= dataM_nxt;</pre>
//
      end
// end
```

```
// always_ff @(posedge clk) begin
//
       if (reset) begin
//
            dataW <= '0;</pre>
//
       end
//
       else begin
            dataW <= dataW_nxt;</pre>
//
       end
// end
always_ff @(posedge clk) begin
    if (reset) begin
        dataF <= '0;
    end
    else if(stalld | stallm) begin
        dataF <= dataF;</pre>
    end
    else if(branch) begin
        dataF <= '0;</pre>
    end
    else begin
        dataF <= dataF_nxt;</pre>
    end
end
always_ff @(posedge clk) begin
    if (reset) begin
        dataD <= '0;
    end
    else if(stalld) begin
        dataD <= '0;</pre>
    end
    else if(stallm) begin
        dataD <= dataD;</pre>
    else if(branch) begin
        dataD <= '0;
    end
    else begin
        dataD <= dataD_nxt;</pre>
    end
end
```

```
always_ff @(posedge clk) begin
    if (reset) begin
        dataE <= '0;
    end
    else if(stallm) begin
        dataE <= dataE;</pre>
    end
    else if(branch) begin
        dataE <= '0;
    end
    else begin
        dataE <= dataE_nxt;</pre>
    end
end
always_ff @(posedge clk) begin
    if (reset) begin
        dataM <= '0;</pre>
    end
    else if(stallm) begin
        dataM <= dataM;</pre>
    end
    else begin
        dataM <= dataM_nxt;</pre>
    end
end
always_ff @(posedge clk) begin
    if (reset) begin
        dataW <= '0;
    end
    else begin
        dataW <= dataW_nxt;</pre>
    end
end
// state_t state;
// always_ff @(posedge clk) begin
//
       if(reset) begin
//
            state <= IDLE;</pre>
//
       end
//
       else begin
```

```
//
         case (state)
//
              IDLE:
                  if(stall_raw) begin
//
//
                       state <= INSERT_NOP1;</pre>
//
                  end
//
              INSERT_NOP1: state <= IDLE;</pre>
//
              INSERT_NOP2: state <= IDLE;</pre>
//
              INSERT_NOP3: state <= IDLE;</pre>
//
          endcase
//
      end
// end
// assign need_nop = (state != IDLE);
// always_ff @(posedge clk) begin
//
       if (reset) begin
//
         dataF <= '0;
//
         dataD <= '0;
         dataE <= '0;
//
//
         dataM <= '0;</pre>
//
          dataW <= '0;</pre>
//
      end
//
      // else if (stall_raw) begin
      // // 插入气泡逻辑
//
       // dataF <= dataF; // 冻结 IF 阶段 (PC 已由外部逻辑暂停)
//
           dataD <= dataD;</pre>
                                        // 清零 ID 阶段 (插入 NOP)
//
       //
//
       //
           dataE <= '0;
//
           dataM <= dataM nxt;</pre>
       //
//
      // dataW <= dataW_nxt;</pre>
//
      // end
//
      // else if (need_nop) begin
      // // 插入气泡逻辑
//
           dataF <= dataF;</pre>
//
       //
                                    // 冻结 IF 阶段 (PC 已由外部逻辑暂停)
                                        // 清零 ID 阶段 (插入 NOP)
//
       //
           dataD <= dataD;</pre>
//
       //
            dataE <= '0;
//
      //
            dataM <= '0;
//
             dataW <= dataW_nxt;</pre>
      // end
//
//
      // else if (need_nop) begin
//
      //
           dataF <= dataF;</pre>
//
      //
            dataD <= '0;
//
       //
            dataE <= dataE_nxt;</pre>
//
      //
           dataM <= dataM_nxt;</pre>
```

```
//
        // dataW <= dataW_nxt;</pre>
//
       // end
//
        else if (stall) begin
           dataF <= dataF;</pre>
//
//
           dataD <= dataD;</pre>
//
           dataE <= dataE;</pre>
//
           dataM <= dataM;</pre>
//
           dataW <= dataW;</pre>
//
        end
//
        else begin
//
           dataF <= dataF_nxt;</pre>
//
           dataD <= dataD_nxt;</pre>
//
           dataE <= dataE_nxt;</pre>
//
           dataM <= dataM_nxt;</pre>
//
           dataW <= dataW_nxt;</pre>
//
        end
// end
// always_ff @(posedge clk) begin
//
        if (reset) begin
//
           dataF <= '0;
//
           dataD <= '0;
//
           dataE <= '0;
//
           dataM <= '0;</pre>
//
            dataW <= '0;</pre>
        end else if (!stall) begin
//
//
           dataF <= dataF_nxt;</pre>
//
           dataD <= dataD_nxt;</pre>
//
           dataE <= dataE_nxt;</pre>
//
            dataM <= dataM_nxt;</pre>
//
            dataW <= dataW_nxt;</pre>
//
        end else begin
//
           dataF <= dataF;</pre>
           dataD <= dataD;</pre>
//
//
           dataE <= dataE;</pre>
//
           dataM <= dataM;</pre>
//
           dataW <= dataW;</pre>
//
        end
// end
```

流水线寄存器传递逻辑。