



Invocation of  
Parallel Section




Type Inference


Infer types and read/written  
information of inst. vars




Generate CUDA  
Source Code



Transfer Data  
and Run Kernel



Trace Reachable  
Objects



Compile Source  
Code (nvcc)

