

INDEX

Numbers

- 3D models
 - for component clearance, 158
 - of components, 82–83
 - creating, 85
 - in mechanical layers, 80
 - in outline layer, 171
 - for physical review, 171
 - verifying design with, 119–120
- 3D printing, 74

A

- acceptance testing, 205
- acid trap, 132–133
- active low-pass filter
 - on breadboard, 8–9
 - with bypass capacitor, 100
 - circuit simulation, 6–8, 18–19
 - component tolerance, 14
 - form-fit-function prototype, 11–13
 - production-ready PCB, 13
 - proof-of-concept, 9–11
 - schematic for, 4–8, 48–55
 - theoretical circuit function, 5–6
- “Adafruit Guide to Excellent Soldering” (Earl), 194
- alphanumeric grid system, 42–43
- Altium CircuitMaker, 214–215
 - creating custom schematic symbols, 33–35
 - default design rules, 160
 - Layer Stack Manager, 102
 - preliminary DRC results, 160
 - transferring component footprints to PCB, 106
- Altium Designer, 214–215
- Analog Devices, Inc., 47

- AND gates
 - with hit box, 35
 - part swapping example, 113
 - symbols for, 26–27, 33–34
- angles for routing, 131
- annular rings, 125, 152, 155
- ANSI (American National Standards Institute), 54
- AOI (automated optical inspection), 202
- ASCII format, 180
- ASME (American Society of Mechanical Engineers), 54
- aspect ratios, 127–128
- assembled board checks, 202
- assembly. *See* PCB builds
- attenuation, 89
- automated optical inspection (AOI), 202
- automated testing, 149, 205. *See also* PCB testing
- automotive temperature range, 15
- auto-routing, 130–131
- axial components, 61

B

- back-drilled vias, 128
- bare board testing, 202
- bare PCB, 202
- basic spacing between centers (BSC), 68
- BGAs (ball grid arrays), 66, 127, 192
- bill of materials (BOM), 29, 184
- BIST (built-in self-test), 208
- bit order, 167
- black-box testing, 204
- block diagrams, 38
- board bring-up, 203–204

- board markings, 171
 - board outline, 80
 - clearance of, 157
 - drawing of, 107–108
 - in Gerber files, 180–181
 - physical review, 170–171
 - with tab routing, 192
 - board setup
 - adjusting grid settings and orientation, 106–107
 - defining initial layer stackup, 109
 - drawing board outline, 107–108
 - exercise, 117–118
 - transferring component footprints to PCB, 106
 - board size and shape, 91
 - board-to-board diagram check, 167–168
 - BOM (bill of materials), 29, 184
 - boundary scan, 207–208
 - breadboard prototypes, 9
 - breakout, via, 125
 - BSC (basic spacing between centers), 68
 - “Building a SMT PCB with Philips Topaz and Emerald machines,” 197
 - builds. *See* PCB builds
 - built-in self-test (BIST), 208
 - bulk decoupling capacitors, 100–101
 - bulk parts, 31
 - bus flip errors, 167
 - bypass capacitors, 100
- C**
- CAD (computer-aided design) tool, 9
 - Cadence OrCAD, 214
 - capacitance, 95–98
 - bypass capacitors, 100
 - DC bias, 169
 - decoupling capacitors, 98–100
 - designing with capacitors, 100–101
 - formula, 95
 - and resistance, 5–7
 - standard capacitor values, 219–221
 - capacitive coupling, 135
 - capacitors
 - behavior of, 5
 - bulk decoupling, 100–101
 - ceramic, 15
 - critical parameters, 25
 - custom values, 219
 - materials of, 25
 - on schematics, 25
 - standard values, 8, 219–221
 - tolerance of, 14, 219–220
 - workings of, 95
 - castellated holes, 188–189
 - chip shortage, 18
 - CircuitMaker. *See* Altium CircuitMaker
 - circuits
 - simulation of, 6–8, 18–19
 - theoretical function, 5–6
 - clearance of polygons, 93
 - clearance rules, 151
 - cloud parts, 22
 - coefficient of thermal expansion (CTE), 88–89
 - comma-separated value (CSV) files, 184
 - commercial temperature range, 15
 - compliance with standards and safety regulations, 17
 - component placement, 171, 172
 - board setup
 - adjusting grid settings and orientation, 106–107
 - defining initial layer stackup, 109
 - drawing board outline, 107–108
 - exercise, 117–118
 - transferring component footprints to PCB, 106
 - bringing in components, 116–117
 - exercise, 118–119
 - following datasheet guidance, 110–112
 - grouping related components, 112
 - part swapping, 112–114
 - ratsnests, 109–110
 - and routing, 130
 - strategies for, 110–114
 - verifying design in 3D, 119–120
 - components
 - 3D models of, 82–83
 - availability of, 18–19
 - breakout, 91
 - clearance rule, 158

- cost of, 31
 - datasheets, 22
 - density of, 91
 - derating, 169
 - formats of, 22
 - height check, 171
 - leadless, 192, 194
 - local placement, 112
 - newly released, 165
 - niche, 165
 - parameters of, 23
 - power rating, 168
 - reliability of, 17
 - routing guidance, 172
 - size, 63
 - tolerance of, 14, 170
 - computer-aided design (CAD) tool, 9
 - conductive plugging, 127
 - connections for polygons and planes, 153–154
 - connectors
 - in design for testing, 149
 - orientation of, 171
 - pinouts, 171
 - on schematics, 25–26
 - connector-to-wiring diagram checks, 167–168
 - constrained area rule, 158
 - continuous checking, 158–159
 - controlled impedance, 134
 - controlled stackup, 187
 - copper
 - balance, 101, 171
 - dead, 173–174
 - slivers, 173–174
 - symmetry, 101, 171
 - weight, 88, 90, 187
 - copper-clad laminates, 88
 - core construction, 92
 - core material, 89
 - corners
 - routing rules, 152
 - sharp, 134
 - cost
 - of components, 31
 - and delivery time, 186
 - of development, 206
 - and number of signal layers, 91
 - of panels, 190–191
 - relationship with quantity, 15–16
 - crossing signals, 109
 - crossprobing, 214
 - crosstalk, 93
 - CSV (comma-separated value) files, 184
 - CTE (coefficient of thermal expansion), 88–89
 - current capacity, 173
 - current flow, 93–95, 130
 - current-limited power supply, 204
 - current return paths, 130, 173
 - current-sense resistors, 209
 - cutoff frequency (F_c), 6
 - cutout methods, 108
 - cut tape, 31
- ## D
- datasheets
 - following guidance of, 110–112
 - leveraging, 46–48
 - reading, 31–32
 - sourcing schematic components, 22
 - DC (direct current) bias, 15, 169
 - dead copper, 173–174
 - debug ports, 149
 - decomposition temperature (T_d), 89
 - decoupling capacitors, 98–101
 - derating, 169
 - and local placement, 112
 - placing of, 139
 - in schematic review, 165
 - derating components, 169
 - design. *See* PCB design
 - design for assembly (DFA), 16
 - design for manufacturing, 149–150
 - design for test (DFT), 16, 148–149
 - design for X, 16
 - design rule check (DRC), 158–159
 - for design review, 170
 - for electrical review, 172
 - running, 159–162
 - design rules, 150–151
 - defining, 159–162
 - electrical, 151
 - high-speed, 157–158
 - manufacturing, 155–157
 - mask-related, 153

- design rules (*continued*)
 - placement, 158
 - plane and polygon, 153–154
 - routing, 152
- development costs, 206
- DF (dissipation factor), 89
- DFN (dual flat no-lead), 65
- dielectric constant (Dk), 89
- dielectric material, 88–90
- differential impedance, 135
- differential pairs
 - in high-speed interfaces, 158
 - impedance calculations, 216
 - in interface standards, 168
 - routing check, 168
 - routing rule, 152
 - spacing of, 135
- DigiKey, 215
- digital logic, 168
- dimensional bias, 133–134
- diode polarity checks, 204
- DIP (dual in-line package), 61
- DipTrace, 214
- direct connections, 128, 153–154
- direct current (DC) bias, 15, 169
- dissipation factor (DF), 89
- Dk (dielectric constant), 89
- DNP (do-not-place) designations, 45–46, 184
- Drawing Sheet Size and Format standard (ANSI; ASME), 54
- DRC. *See* design rule check
- drilling of vias, 128
- drill tables, 182–183
- dual flat no-lead (DFN), 65
- dual in-line package (DIP), 61
- duty cycle, 18
- DXF (Drawing Exchange Format), 107

E

- edge-mount connector, 83
- edge plating, 189
- electrical clearance, 151
- electrical reviews, 172–174
- electrical rules, 151
- electrical strength, 89
- electroless nickel immersion gold (ENIG), 187
- electromagnetic compatibility (EMC), 17
- endianness, 167
- envelope, 17
- environmental factors, 14–15
- epoxy resin, 88
- expansion property, 81, 101
- explicit connections, 41–43
- exposed pad (EP), 32, 65, 127, 129.
 - See also* pads
- extended Gerber, 180
- external interface protection, 165

F

- fabrication. *See* PCB fabrication
- fabrication drawings, 182–184
- farads, 221
- Federal Communications Commission (FCC), 17
- fiducials, 45, 53
- field-programmable gate arrays (FPGAs), 31, 66, 207–208
- fills, 137
- finished copper weight, 90
- finished hole size (FHS), 124
- firmware design, 166
- first article testing, 205
- fit constraints, 13
- fit of circuit, 12
- flat no-lead components, 65–66
- flat schematics, 39
- flex PCBs, 90
- flying probe testers, 206–207
- footprints, 28, 60–61
 - 3D models, 82–83
 - adding silkscreen, 84
 - creating 3D body, 85
 - creating pads, 69–71
 - defining keepouts, 85
 - defining solder and paste mask, 84
 - dimensions, 68
 - keepout designations, 83
 - libraries, 67–69, 80
 - pin 1 markings, 81–82
 - transferring to PCB, 106
- formalized internal testing. *See also*
 - PCB testing
 - acceptance testing, 205
 - BIST, 208

- boundary scan, 207–208
- first article testing, 205
- flying probe testers, 206–207
- functional test fixtures, 206
- ICT fixture, 207
- testing process, 205
- tools and technologies, 206–207
- types of tests, 204–205
- form factor, 17, 61
- form-fit-function prototype, 4, 11–13
- form of circuit, 12
- FPGAs (field-programmable gate arrays), 31, 66, 207–208
- frequency and current flow, 93–95
- full turnkey service, 192–193
- fully routed design, 140
- functional test fixtures, 206

G

- gang relief, 155–156
- general electronic products, 125
- Gerber files, 180–181, 197–200
 - file extensions, 181
- Gerby, 185, 197
- glass transition temperature (T_g), 88
- GM1 file extension, 181
- golden sample, 207
- gold fingers, 188
- GPIO (general-purpose input/output)
 - pins, 114
- grids, adjusting, 106–107
- ground planes, 92–95
 - connections for, 133
 - in initial layer stackup, 109
 - in layer order, 101
 - routing to, 152
- ground requirements, 91

H

- hand-soldering, 194
- hard gold, 188
- HASL (hot air solder leveling), 187
 - lead-free, 187
- heavy copper, 90
- height rule, 158
- hierarchical schematics, 39–40

- high-speed rules, 157–158
- hit boxes, 35
- hole plating, 181
- hole sizes, 155, 172, 183–184
- hot air solder leveling (HASL), 187
- hybrid component types, 66–67
- hybrid PCBs, 90

I

- I2C address conflicts, 168
- ICs (integrated circuits), 26–27, 29
- IC socket, 62
- ICT (in-circuit test) fixture, 207
- IEEE 1149 standard, 208
- impedance, 89
 - checking, 204
 - conductor calculations, 216
 - controlled, 187
 - control requirements, 91
 - PCB design review, 173
- independent reviewers, 164
- independent testers, 205
- inductance
 - and decoupling capacitors, 99
 - high-frequency current, 94–95, 130
 - in parasitic impedance, 97–98
 - in traces, 131
- industrial temperature range, 15
- input pins, 164
- insulating material, 75, 88–90
- integrated circuits (ICs), 26–27, 29
- interfaces, 16, 168
- interference, 135, 173
- internal cutouts, 108
- internal layer pairs, 92
- inverters, 96
- I/O (input/output), 16, 168
- IPC reliability classes, 125
- IPC standards, 125, 185

J

- jacks, 26
- Joint Test Action Group (JTAG), 208
- jumpers, 46

K

- keepout designations, 81, 83, 85
- keepout layer, 80–81

KiCad, 214–215

kits, 194

L

land grid arrays, 66

land pattern, 60, 68

laser drilling, 127–128

layer pair, 92

layers. *See* PCB layers

layers of abstraction, 4

- breadboard, 8–9

- circuit simulation, 6–8

- form-fit-function prototype, 11–13

- production-ready PCB, 13

- proof-of-concept hardware, 9–11

- schematic or simulation, 4–8

- theoretical circuit function, 5–6

layer stackup, 87

- configuring, 101–104

- defining initial, 109

- design considerations, 90–91

 - layer construction, 92

 - number of signal layers, 91–92

 - power and ground planes,
92–95

- in fabrication drawings, 182

- layer order, 101

- manufacturers' default, 190–191

- and routing, 130

- routing rule, 152

leadless components, 192, 194

legends, 78–79

level-shifting signals, 16

logic levels, 168

logic pins, 167

loss tangent, 89

LTspice, 4

M

manual testing, 205–206

manufacturers

- capabilities of, 91, 150–151

- choosing, 149

- economies of scale, 190–191

- foreign vs. domestic, 186

- placement and routing
guidance, 172

- testing, 202

manufacturing rules, 155–157

mask-related rules, 153

matched group length rules, 158

matched inter-pair length rules, 158

material types, 186

mean time between failures, 17

mechanical constraints, 91

mechanical layers, 80

medical equipment, 125–126

metadata, 29

micro-USB connector, 66–67

microvias, 128

military equipment, 125–126

military temperature range, 15

mils (unit of measure), 62–63

modified polygons rule, 151

MOSFET (metal-oxide-semiconductor
field-effect transistor), 96

mounting hardware, 46

mounting holes, 45, 53, 74

mouse bites, 191

MSOP (mini small outline
package), 68

multilayer layer, 80–81

multisheet schematics, 39–40

Multisim, 4

N

naming conventions, 22, 166–167

NC drill files, 181, 197–200

negative polarity, 76

net antennae, 156, 173

net-based connections, 41–43

net connectivity, 166–168

net labels, 41

nets

- ground layer, 92–95

- and number of signal layers, 91

- offsheets connections, 167

- one-pin, 166

- power layer, 92–95

- power sources, 166

- similar names, 166

- without drivers, 166

newly released components, 165

niche components, 165

non-recurring engineering (NRE)
expenses, 206

- Non-Solder Mask Defined (NSMD)
 - pads, 77–78
- normally closed (NC) solder bridges, 46
- normally open (NO) solder bridges, 46

O

- ODB++, 185
- offset connectors, 41–42
- one-off designs, 23
- one-pin nets, 166
- Online Conversion Calculators
 - (DigiKey), 215
- op-amp (operational amplifier), 5–6, 9
- open circuits, 168
- open collectors, 164
- open drains, 164
- operating environment, 15
- operating temperature ranges, 14–15
- ordering specifications, 186–189
- orientation, 106–107, 168
- outline layer, 198–199
 - 3D models in, 171
- output files
 - alternative formats, 185
 - assembly drawings, 184
 - BOMs, 184
 - fabrication drawings, 182–184
 - Gerber files, 180–181
 - examining, 197–200
 - NC drill files, 181, 197–200
 - pick-and-place files, 184–185
 - validating, 185–186
- overage requirements, 193
- overlay, 78–79
- overloaded pins, 169

P

- packaging, 61
 - BGAs, 66
 - of components, 30–31
 - flat no-lead components, 65–66
 - hybrid component types, 66–67
 - as pin configuration and size, 32
 - QFPs, 65
 - SOICs, 64–65
 - SOTs, 63–64
 - standard two-pin packages, 62–63
 - surface-mount components, 62–66

- through-hole components, 61–62
- vendor-specific components, 67

- pads, 60
 - connecting traces to, 132–133
 - creating, 69–71
 - exposed, 32, 65, 127, 129
 - keeping vias off, 131–132
- Non-Solder Mask Defined, 77–78
- in signal layers, 74
- solder layout, 68
- Solder Mask Defined, 78
- through-hole, 133, 139
- via-in-pad, 126–127

- pallets, 189–192
- panels, 188–192
- parasitic impedance, 97
- parasitic resistance, 100
- parent sheets, 52–53
- part number blocks, 45
- parts
 - in BOM, 184
 - lists of, 45
 - numbers, 29–30
 - rotating, 106–107
 - skewed, 203
 - swapping, 112–114
- passive low-pass filter, 6, 100.
- paste mask, 79–80, 81, 84, 153
- path of least inductance, 94–95
- PCB builds
 - assembly, 179, 192
 - automated, 196–197
 - drawings, 184
 - notes, 184
 - parts acquisition, 192–194
 - process, 171
 - soldering, 194–196
 - yield, 205
- fabrication
 - ordering options, 186–189
 - panels and pallets, 189–192
- output files
 - assembly drawings, 184
 - BOMs, 184
 - fabrication drawings, 182–184
 - Gerber files, 180–181, 197–200
 - NC drill files, 181, 197–200
 - pick-and-place files, 184–185

- PCB builds (*continued*)
 - output files (*continued*)
 - supplemental files, 182–185
 - validating, 185–186
- PCB design
 - component availability, 18
 - component tolerance, 14
 - cost and quantity, 15–16
 - DC bias, 15
 - design for X, 16
 - environmental factors, 14–15
 - form factor and envelope, 17
 - interface and I/O, 16
 - layers of abstraction, 4
 - breadboard, 8–9
 - form-fit-function prototype, 11–13
 - production-ready PCB, 13
 - progressing toward implementation, 13–14
 - proof-of-concept hardware, 9–11
 - schematic or simulation, 4–8
 - power source and consumption, 16
 - product lifetime, 17–18
 - schedule, 16–17
 - secondary design parameters, 14–18
 - security, safety, and compliance, 17
 - teachability of, xviii–xix
- PCB designers, 214
- PCB design refinement
 - cleaning up reference designators, 145–148
 - design for manufacturing process, 149–150
 - design for test process, 148–149
 - design rules, 150–151
 - defining, 159–162
 - design rule checks, 158–159
 - electrical, 151
 - high-speed, 157–158
 - manufacturing, 155–157
 - mask-related, 153
 - placement, 158
 - plane and polygon, 153–154
 - routing, 152
- PCB design reviews, 164, 170–174
 - conducting, 174–177
 - duration of, 163–164
 - electrical, 172–174
 - physical, 170–172
 - schematic
 - component properties, 168–170
 - exercise, 174–177
 - missing or superfluous components, 164–166
 - net connectivity, 166–168
- PCB design software
 - choosing, 213–215
 - Saturn PCB Toolkit, 215
 - Conductor Impedance tab, 216
 - Conductor Properties tab, 216
 - Differential Pairs/XTALK tab, 216
 - for trace widths, 135
 - Via Properties tab, 217
- PCB fabrication, 179, 186
 - ordering options, 186–189
 - panels and pallets, 189–192
 - tab routing, 191
 - v-scoring, 192
- PCB layers
 - construction of, 92
 - exercise, 84–85
 - ground planes, 92–95
 - keepout layer, 80–81
 - mechanical layers, 80
 - multilayer layer, 80–81
 - order of, 101–104
 - paste mask, 79–80
 - power planes, 92–95
 - signal layers, 74–75, 91–92
 - silkscreen, 78–79
 - solder mask, 75–78
 - viewing, 73, 198
- PCB structure
 - capacitance
 - decoupling capacitors, 98–100
 - design with capacitors, 100–101
 - and PCB design, 95–98
 - copper weight, 90
 - insulating material, 88–90
 - layer stackup
 - design considerations, 90–95
 - layer order, 101–104
 - material selection, 88–90

- PCB testing
 - 0 Ω resistors, 149, 210
 - adding test features to designs, 208–210
 - assembled board checks, 202
 - bare board testing, 202
 - board bring-up, 203–204
 - formalized internal testing
 - BIST, 208
 - boundary scan, 207–208
 - testing process, 205
 - tools and technologies, 206–207
 - types of tests, 204–205
 - manufacturer testing, 202
 - PCB Toolkit, 135
 - peripherals, 204
 - permitted layers rule, 158
 - physical design constraints, 91
 - physical reviews, 170–172
 - pick-and-place files, 184–185
 - pin 1 markings, 81–82
 - pin grid array, 66
 - pinouts, 34, 171
 - pins
 - configuration, 32
 - control input, 164
 - in datasheets, 31–32, 47–48
 - details, 28–29
 - numbering convention, 71
 - overloaded, 169
 - in pads, 60
 - types of, 29
 - unconnected, 169–170, 203
 - voltages of, 167
 - pitch, 64
 - placeholder values, 23
 - placement decision, 140–141, 172
 - placement rules, 158
 - planes, 92
 - ground, 92–95
 - initial layer stackup, 109
 - layer order, 101
 - PCB design review, 173
 - power, 92–95
 - resistance and, 93–95
 - and routing, 135–137, 152
 - rules for, 153–154
 - and thermal relief connections, 128–129
 - plugging of vias, 126–127
 - plugs, 26
 - pogo pins, 207
 - polarized orientations, 168
 - polygon pours
 - for copper balance and symmetry, 171
 - copper slivers, 173–174
 - dead copper, 173–174
 - defining, 92–93
 - for ground, 138
 - for power, 138
 - and routing, 135–137
 - polygons, 74, 151
 - rules, 153–154
 - polyimide film, 90
 - port connectors, 41, 43
 - ports, debugging, 149
 - positive polarity, 74
 - power connector, 165
 - power dissipation, 169
 - power nets, 41, 166
 - power pins, 165
 - power planes, 92–95
 - connections for, 133
 - layer order, 101
 - and routing, 152
 - power ratings, 168
 - power requirements, 91
 - power source and consumption, 16
 - power supply, current-limited, 204
 - pre-impregnated material (prepreg), 89
 - price and quantity, 31
 - printed wiring boards (PWBs), 74
 - processors, 66, 207–208
 - production-ready PCB, 4, 13
 - product lifetime, 17–18
 - proof-of-concept hardware, 4, 9–11
 - propagation time, 89, 134
 - pull resistors, 164
- Q**
- QFN (quad flat no-lead), 65
 - QFPs (quad flat packs), 65

- Qualification and Performance
 - Specification for Rigid Printed Boards (IPC), 125
- quantity, ordering, 15–16, 31, 186

R

- radial components, 61
- ratsnests, 109–110
- reannotation, 146
- receivers connected to
 - transmitters, 167
- recommended land pattern, 68
- redundant components, 165
- reference designators, 28, 84
- reflow ovens, 195–196
- reflow soldering, 194–196
- relative permittivity (ϵ_r), 89
- reliability classes, 125
- reliability of components, 17
- resin, 88
- resistance
 - and planes, 93–95
 - standard resistor values, 219–221
 - in traces, 131
- resistors
 - 0 Ω for testing, 149, 210
 - critical parameters, 25
 - custom values, 219
 - pull checks, 164
 - rating of, 8
 - schematic symbols, 23–25
 - standard values, 219–221
 - termination, 171
 - tolerance of, 14
- return currents, 130, 173
- reviews. *See* PCB design reviews
- rework challenges, 171
- rigid PCBs, 90
- RoHS (Restriction of Hazardous Substances), 17
- rotating parts, 106–107
- router for cutouts, 108
- routing, 121
 - adjusting component placement, 130
 - adjusting layer stackup, 130
 - angles, 131
 - automated, 130–131

- avoiding sharp corners, stubs, and T connections, 134
- connecting and arranging components as needed, 138–140
- connecting traces to pads, 132–133
- exercise, 137–141
- fills and regions, 137
- ground nets, 133
- keeping vias off pads, 131–132
- layers, 130
- nets, 140–141
- optimizing trace width and spacing, 134–135
- PCB design review, 173
- and planes, 135–137
- polygon pours, 135–138
- power nets, 133
 - by priority, 130
- reviewing copper regions, 135–137
- rules for, 152
- through-hole vias, 133
- of traces, 131
- using dimensional bias, 133–134

S

- safety, 17
- Saturn PCB Toolkit, 215
 - Conductor Impedance tab, 216
 - Conductor Properties tab, 216
 - Differential Pairs/XTALK tab, 216
 - for trace widths, 135
 - Via Properties tab, 217
- schedule as design parameter, 16–17
- schematic capture, 37
 - adding components, 50–51
 - block diagrams, 38
 - component sourcing and placement, 49–50
 - datasheets, 46–48
 - design choices, 38
 - explicit or net-based connections, 41–43
 - multisheet schematics, 39–40
 - segmenting schematics by function, 43–44

- DNP designations, 45–46
- fiducials, 45
- jumpers, 46
- mounting hardware, 46
- non-electrical features, 45–46, 53–54
- parent sheets, 52–53
- part number blocks, 45
- professional formatting, 54–55
- test features, 53–54
- test points, 46
- schematic component libraries, 21
 - capacitors, 25
 - common component types, 23–27
 - connectors, 25–26
 - datasheets, 31–32
 - distinguishing between similar components, 23
 - ICs, 26–27
 - packaging options, 30–31
 - resistors, 23–25
 - sourcing components, 22–23
 - symbols, 27–28
 - adding pins, 34–35
 - choosing styles, 33–34
 - drawing, 35
 - part numbers, 29–30
 - pin details, 28–29
 - reference designators, 28
 - saving and placing, 35
- schematic designers, 214
- schematic design reviews, 164
 - component properties, 168–170
 - missing or superfluous components, 164–166
 - net connectivity, 166–168
- schematic layer, 4–5
 - border around, 54
 - circuit simulation, 6–8
 - theoretical circuit function, 5–6
- schematic sheets, 42–43, 54
- schematic symbols, 23–26
- secondary design parameters, 14–18
- security, 17
- selective gold, 188
- service products, 125
- sheets of schematics, 39–40
- shift register, 207
- short circuits, 168
 - rules, 151
- shorting nets, 46
- shrink small-outline package (SSOP), 65
- Siemens PADS, 214
- signal layers, 74–75, 91–92
- signal speed, 134
- silkscreen
 - adding, 84
 - clearance to solder mask, 156
 - color of, 79
 - designator appearance, 146
 - layer, 78–79
 - marking footprints with, 82
 - pin 1 location, 70
 - for tented vias, 126
- simulation layer, 4–5
 - circuit simulation, 6–8
 - theoretical circuit function, 5–6
- simulation tools, 4
- single boards, 188
- single in-line package, 61
- skewed parts, 203
- slots, 181
- slotted holes, 181
- small-outline package (SOP), 65
- small-outline transistors (SOTs), 63–64
- SMD (Solder Mask Defined) pads, 78
- snap grid, 106
- SOICs (small-outline integrated circuits), 64–65
- solder bridges, 46, 203
- soldering, 192, 194–196
- solderless breadboards, 61–62
- solder mask
 - color of, 75
 - defining, 84
 - expansion of, 153
 - expansion values, 81
 - layer, 75–78
 - minimum sliver, 155
 - preventing flow, 75
 - silkscreen clearance to, 156
 - sliver, 131
 - tenting vias, 126
- Solder Mask Defined (SMD) pads, 78
- solder pad layout, 68
- solder paste, 79, 194–195

- solid regions, 137
- SOTs (small-outline transistors), 63–64
- source-controlled parts, 30
- spec-controlled parts, 30
- SPICE simulation, 4
- split planes, 137
- SSOP (shrink small-outline package), 65
- stacked vias, 128
- staggered vias, 128
- standard resistor and capacitor values, 219–221
- standards
 - Acceptability of Printed Boards, 125
 - American National Standards Institute, 54
 - IEEE 1149, 208
 - input/output, 168
 - interfaces, 168
 - IPC, 125, 185
 - Qualification and Performance Specification for Rigid Printed Boards, 125
 - Y14.1 (ASME), 54
- standard two-pin packages, 62–63
- stencils, 194–195
- stitching vias, 129–130
- stubs, 124, 134, 173
- substrate, 88–90
 - curing of, 89
- subtractive process, 74
- surface finish, 187
- surface-mount components
 - BGAs, 66
 - flat no-lead components, 65–66
 - in paste mask layer, 79
 - pin 1 markings, 81–82
 - QFPs, 65
 - SOICs, 64–65
 - SOTs, 63–64
 - standard two-pin packages, 62–63
 - for testing, 148
 - on top layer, 101
 - and via placement, 126–127
- symbols
 - adding pins, 34–35
 - arrow, 27
 - capacitor, 25
 - choosing styles, 33–34

- crystals, 27
- diodes, 27
- drawing, 35
- in footprint library, 68
- ground net, 41
- inductors, 27
- J, 25–26
- lines, 35
- P, 25–26
- part numbers, 29–30
- pin details, 28–29
- reference designators, 28
- resistor, 23–24
- resistor pack, 24
- saving and placing, 35
- on schematics, 23–26
- transistors, 27
- U, 26
- verifying on schematics, 170
- zig-zag, 24

T

- T-962 oven, 195–196
- tab routing, 191
- tangency of via hole, 125
- tape and reel, 30
- tape length, 193
- target packages, 9
- T connections in routing, 134
- T_d (decomposition temperature), 89
- temperature testing, 205
- tented vias, 126
- termination resistors, 171
- test features, 172
- testing. *See* PCB (printed circuit board) testing
- test points, 46, 148–149, 165–166
- T_g (glass transition temperature), 88
- thermal conductivity (k), 89
- thermal relief connections, 129, 153–154
- thermal vias, 128
- thickness of PCBs, 186
- thin-shrink small-outline package (TSSOP), 65
- through-hole components, 61–62, 74
- through-hole pads, 133, 139
- through-hole vias, 123–124, 133–134
- tiered structured tools, 213–214

- TINA-TI, 4
- title blocks, 54
- tolerance
 - of capacitors, 14, 219–220
 - of components, 14, 170
 - in dimensions, 68
 - of resistors, 14
- tombstoning, 203
- top sheet, 40
- traces, 74
 - clearance of, 151
 - connecting to pads, 132–133
 - current calculations, 216
 - inductance of, 131
 - keeping short and direct, 131
 - length rule, 157
 - minimum width and spacing, 91
 - optimizing width and spacing, 134–135
 - resistance of, 131
 - in signal layers, 74
- transmission line effects, 134
- transmitters connected to receivers, 167
- tray packages, 31
- TSSOP (thin-shrink small-outline package), 65
- tube packages, 31
- two-pin packages, 62–63
- typical (TYP), 68

U

- Ultra Librarian, 22
- unconnected pins, 169–170
- Underwriters Laboratories (UL), 17
- Universal Asynchronous Receiver-Transmitter (UART), 167
- unrouted nets rule, 151
- USB connector, 208–209
- USB-to-UART converter, 209

V

- vendor-specific components, 67
- via-in-pad, 126–127
- vias, 121, 122–123
 - arrays, 129–130
 - aspect ratios, 127–128
 - back-drilled, 128

- barrel, 123
- blind, 123–124
- buried via, 123–124
- covering of, 187
- current calculations, 217
- heat transfer, 129
- hole connection types, 128–129
- impedance calculations, 217
- keeping off pads, 131–132
- plugging, 126–127
- routing style rule, 152
- signal integrity, 129–130
- sizing, 124–126
- tented, 126
- through-hole, 133–134
- types of, 123–124
- via-in-pad, 126–127

voids, 95

voltage

- in block diagrams, 38
- component derating, 169
- and current limiting, 204
- DC bias, 169
- and electrical strength, 89
- high-voltage traces, 91
- and impedance, 89
- level-shift, 16
- logic levels, 168
- in op-amp, 5–6
- of pins, 167
- and planes, 93
- ripple, 98, 100
- safety, 17
- test points for, 209

v-scoring, 192

W

- warping of PCBs, 101
- white-box testing, 204
- wires, 35
- wizard-generated footprint, 69

X

- X-Gerber, 180
- X-ray inspection, 202

Y

- Y14.1 standard, 54