

A

B

C

D




A

B



C

D

Hirose FX2 Connector



JTAG SCAN CHAIN



Title <h1>Nexys II</h1>		Rev <h2>C.0</h2> Copyright2007
Circuit FX2 and Pmod Connectors		 www.digilentinc.com
Doc# 500-134		
Engineer NEA	Author GMA	
Date 7/19/2007	Sheet# 01 out of 11	

A

A

B










B

C

C


D


D



Title		Rev
<h1>Nexys II</h1>		<h2>C.0</h2>
Circuit		Copyright2007
USB Controller		
Doc#	500-134	
Engineer	NEA	
Author	GMA	
Date	7/19/2007	
Sheet#	02 out of 11	

**DIGILENT**
www.digilentinc.com





A

A

B





B

C

C


D



D







Title		Rev
Nexys II		C.0
Circuit		Copyright2007
Banks 0, 1 and Clocks		
Doc#	500-134	
Engineer	NEA	
Author	GMA	
Date	7/19/2007	
Sheet#	05 out of 11	

**DIGILENT**
www.digilentinc.com







Title <h1>Nexys II</h1>		Rev <h1>C.0</h1> Copyright 2007
Circuit IO and Display		
Doc# 500-134		
Engineer NEA		
Author GMA		
Date 7/19/2007		
Sheet# 09 out of 11		

A

A

B




B

C

C

D

D



A

A

B



B

C

C

D

D



Title		Rev
Nexys II		C.0
Circuit		Copyright2007
FX2 Series Resistors		
Doc#	500-134	
Engineer	NEA	
Author	GMA	
Date	7/19/2007	
Sheet#	11 out of 11	

**DIGILENT**
www.digilentinc.com

