Skip to content

primiano/tetris-vhdl

master
Switch branches/tags
Code

Latest commit

 

Git stats

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
 
 
 
 
 
 
 
 
 
 
 
 

Tetris-VHDL is a bare-metal pure hardware implementation of the Tetris game for FPGA

This project has been developed while teaching a course of laboratory of digital systems in University of Bologna and is intended as a drive-through use case for basic hardware design principles and common VHDL patterns. The VHDL code is not particularly platform specific, however the entire project is tested and guaranteed to run on Altera DE1 development boards.

Teaching material

Together with the VHDL of the project itself, I wrote down to the years some teaching material related to the project. Unfortunately, at the moment, the slides are available only in Italian.

License

The applications are released under the terms of the GNU GPL

About

A bare-metal pure hardware implementation of the Tetris game for FPGA

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published