



Pilani Campus

COMPUTER ORGANIZATION AND SOFTWARE SYSTEMS SESSION 8

Dr. Lucy J. Gudino WILP & Department of CS & IS






Pipeline Continued

Pilani Campus



Structure of a pipeline



Classification

- Arithmetic pipelining
- Instruction pipelining
- Processor pipelining
- Unifunction and multifunction pipelining
- Static and Dynamic pipelining
- Scalar and Vector pipelining

Arithmetic pipelining



- Arithmetic and logic units of a computer can be segmentized for pipeline operations
- Usually found in high speed computers
- Example:
 - Star 100 □ 4 stage
 - − TI-ASC 8 stage
 - − Cray-1 □ 14 stage
 - Cyber 205 🛘 26 stages
 - Intel Cooper Lake (3rd Gen Intel Xeon) = 14 stages
- Floating point adder pipeline

$$X = A^*2^a$$

$$Y = B*2^{b}$$



Instruction pipelining


- The execution of a stream of instructions can be pipelined by overlapping the execution of the current instruction with the fetch, decode......of subsequent instructions
- Sequence of steps followed in most general purpose computer to process instruction
 - 1. Fetch the instruction from memory
 - Decode the instruction
 - 3. Calculate the effective address
 - 4. Fetch the operands from memory
 - 5. Execute the instruction
 - 6. Store the result in the proper place


Unifunction and multifunction pipelining

- Uni-function Pipeline with a fixed and dedicated function
 - Ex: Floating point adder
- Multifunction
 - Pipeline may perform different functions

innovate achieve lead

Uni-function Vs Multifunction








Is a two dimensional chart
Used to show how successive pipeline stages are
utilized or reserved



Uni-function Vs Multifunction



Reservation Table A


	ТО	T1	T2
51	A		
52		A	
53			A

Reservation Table B

	ТО	T1
51	В	
52		В

Linear and Nonlinear Pipelines


- Linear Pipeline: Without feed forward and feed back connection
- Nonlinear Pipeline with feed forward and/or feed back connection



lead

Static and Dynamic pipelining


- Based on the configuration i.e. the interconnection pattern between its stages
- A static pipeline assumes only one functional configuration at a time
- Useful when instructions of the same type can be streamed for execution



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

 $\text{Time} \rightarrow$

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		

- Dynamic pipeline allows more frequent changes in its configuration
- Require more elaborate sequencing and control mechanisms



Scalar and Vector pipelining

- Based on the operand types or instruction type
- Scalar pipeline processes scalar operands
- Vector pipeline operate on vector data and instructions.

Important Terms

Pipeline processor frequency $f = 1/\tau$

innovate achieve lead

Important Terms

Time taken to complete n tasks by k stage pipeline is

$$T_k = [k + (n-1)]\tau$$

Time taken by the nonpipelined processor

6+9-1

Time



10 | 11 | 12 | 9 Instruction 1 CO DI FO ΕI WO Instruction 2 FΙ CO FO WO DI ΕI Instruction 3 FΙ CO FO WO DI ΕI Instruction 4 CO WO DI FO ΕI Instruction 5 FΙ DI CO FO ΕI WO Instruction 6 FO FΙ DI CO ΕI WO Instruction 7 DI CO WO FΙ FO ΕI Instruction 8 FΙ DI CO FO ΕI WO Instruction 9 FΙ CO FO ΕI WO

Important Terms

Time taken to complete n tasks by k stage pipeline is

$$T_k = [k + (n-1)]\tau$$

Time taken by the nonpipelined processor

 $T_1 = k^* n^* \tau$

			1 11110		→									
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	СО	FO	EI	WO								
Instruction 2		FI	DI	СО	FO	區	WO							
Instruction 3			F	DI	СО	FO	EI	WO						
Instruction 4				F	DI	СО	FO	Ē	wo					
Instruction 5					FI	DI	СО	FO	EI	wo				
Instruction 6						F	DI	СО	FO	핎	wo			
Instruction 7							FI	DI	СО	FO	Ē	wo		
Instruction 8								FI	DI	СО	FO	EI	WO	
Instruction 9									FI	DI	СО	FO	EI	wo

Time

Important Terms

Speedup: speedup of a k-stage linear-pipeline over an equivalent non pipelined processor

$$S_k = \frac{T_1}{T_k}$$

$$= \frac{n^*k}{[k+(n-1)]}$$

Important Terms.....

The maximum speedup is $S_k \rightarrow k$ when $n \rightarrow INF$ Maximum speedup is very difficult to achieve because of data dependencies between successive tasks, program branches, interrupts etc.

Important Terms

Efficiency: the ratio of actual speedup to ideal speedup k

$$\eta = \frac{n \cdot k}{k \cdot [k + (n-1)]}$$
$$= \frac{n}{[k + (n-1)]}$$

Contd...

- Maximum efficiency $\eta \rightarrow 1 \text{ as } n \rightarrow \infty$
- Implies that the larger the number of tasks flowing through the pipeline, the better is its efficiency
- In steady state of a pipeline, we have n >> k, then efficiency should approach 1
- However, this ideal case may not hold all the time because of program branches and interrupts and data dependencies

Important Terms

Throughput: The number of tasks that can be completed by a pipeline per unit time

$$H_k = \frac{n}{[k + (n-1)]\tau} = \frac{nf}{[k + (n-1)]} = \eta f$$



Problem 1

Draw a space-time diagram for a six segment pipeline showing the time it takes to process eight tasks

Determine the number of clock cycles that it takes to process 200 tasks in a six segment pipeline

	1	2	3	4	5	6	7	8	9	10	11	12	13
T1	S1	S2	S3	S4	S5	S6							
T2		S1	S2	S3	S4	S5	S6						
Т3			S1	S2	S3	S4	S5	S6					
T4				S1	S2	S3	S4	S5	S6				
T5					S1	S2	S3	S4	S5	S6			
T6						S1	S2	S3	S4	S5	S6		
T7							S1	S2	S3	S4	S5	S6	
Т6								S1	S2	S3	S4	S5	S6





Problem 1

Draw a space-time diagram for a six segment pipeline showing the time it takes to process eight tasks Determine the number of clock cycles that it takes to process 200 tasks in a six segment pipeline

Problem 2




Assume each task is subdivided in to 6 subtasks and clock cycle is 10 microseconds.

- Determine the number of clock cycles that is taken to process 50 tasks in six stage pipeline
- Determine the number of clock cycles that is taken to process 50 tasks in non-pipeline processor
- Compute speed up, efficiency and throughput



Pipeline Hazards / Conflicts

- Resource Hazard: access to same resource by two segments at the same time
- Data Hazard: an instruction depends on the result of a previous instruction, but this result is not yet available
- Control Hazard: arise from branch and other instructions that change the value of PC



(a) Five-stage pipeline, ideal case

Problem



Consider the following code. Assume that initial contents of all the registers is zero.

```
START: MOV R3, #1

MOV R1, #2

MOV R2, #3

ADD R3, R1, R2

SUB R4, R3, R2

HLT
```

- Write timing of instruction pipeline with FIVE stages
- What is the content of various registers after the execution of program?


Data Dependency Conflict

MOV R3, #1 MOV R1, #2 MOV R2, #3 ADD R3, R1, R2 SUB R4, R3, R2 HLT

	\downarrow				V	Į	1 8	HLI		
time	0	1	2	3	4	5	6	7	8	
I 1	FI	DI	FO	EI	WO					
12		FI	DI	FO	EI	wo				
l3 →			FI	DI	FO	EI	WO			
14 ->				FI	DI	FO	EI	Wo [℃]	,	
I5 ->					FI	DI	FO	EI R	wo	
I 6						FI	DI	FO	EI	WO

lead

on Instruction Pipeline Operation





Dealing with Branches

```
Multiple Streams

Prefetch Branch Target

Loop buffer

Branch prediction

Delayed branching
```

Multiple Streams

- · Have two pipelines
- Pre-fetch each branch into a separate pipeline
- Use appropriate pipeline
- Used by IBM 370/168 and the IBM 3033
- Issues:
 - · Leads to bus & register contention
 - Multiple branches lead to further pipelines being needed




Prefetch Branch Target

- Target of branch is prefetched in addition to instructions following branch
- Keep target until branch is executed
- Used by IBM 360/91

Loop Buffer

- Very fast memory
- Maintained by fetch stage of pipeline
- Check buffer before fetching from memory
- Very good for small loops or jumps
- Working principle is similar to cache
- Used by CRAY-1

Loop Buffer Diagram



Branch Prediction (1)

- Predict never taken
- Predict always taken
- Predict by opcode
- Taken/not taken switch
- Branch history table

Branch Prediction (2)


- Predict never taken
 - Assume that jump will not happen
 - Always fetch next instruction
- Predict always taken
 - Assume that jump will happen
 - Always fetch target instruction
- Predict by Opcode
 - Some instructions are more likely to result in a jump than others
 - Can get up to 75% success

Branch Prediction (3)

- Taken/Not taken switch
 - Based on previous history
 - Good for loops

innovate achieve lead

Branch Prediction Flowchart



lead

Branch Prediction State Diagram

First bit is prediction bit and second bit is conviction bit 00 – strong not taken 01- Weak not taken 11 10 10- weak taken Not Taken 11- Strong taken Taken Predict Predict Taken Taken Taken Not Taken Not Taken Not Taken Predict Predict Not Taken Not Taken

00

Taken

01

Branch Prediction (4)



- Delayed Branch
 - Do not take jump until you have to
 - Rearrange instructions

innovate achieve lead

Problem 3

- Consider a computer system that requires four stages to execute an instruction. The details of the stages and their time requirements are listed below:
- Instruction Fetch (IF) stage: 30 ns,
- Instruction Decode (ID) stage: 9 ns
- Execute (EX) stage: 20 ns
- Store Results (WO stage): 10 ns.
- Assume that inter-stage delay is 1 ns and every instruction in the program must proceed through the stages in sequence.
- a) What is the frequency of the Processor?
 - b) What is the minimum time for 10 instructions to complete in non-pipelined manner?
- c) What is the minimum time for 10 instructions to complete in pipelined manner?

Problem 4



- A computer program is developed to run the DBSCAN algorithm on a processor with L1 cache and main memory organization with hit ratio of 67%. The processor supports 64-bit address bus, an 8-bit data bus and has a 256 KByte data cache memory with 4-way set associativity. The main memory is logically divided into a block size of 256 Bytes. Each cache line entry contains, in addition to address tag, 1 dirty bit.
- i. What is the number of bits in the tag field of an address?
- ii. If the associativity in the above problem, is changed to 8-way, do you see any performance gain and/ or drawback? Comment.

Cont.



i. What is the number of bits in the tag field of an address?

Number of lines in the cache = 256 KB / 256 B = 2^10 = 1 K lines

4 way = 4 lines per set

Therefore Number of sets = 1K/4 = 256 sets = 2^8 Number of bits needed to address sets = 8 bits Number bits needed to address a word in the block : $256 = 2^8 \rightarrow 8$ bits

Tag bit = 64 - 8 - 8 = 48 bits

Cont.



ii. If the associativity in the above problem, is changed to 8-way, do you see any performance gain and/or drawback?

There is a performance gain in terms number of HITS Tag comparison circuit becomes complex





Problem 5

A RISC based CPU is to be designed to have 32 opcodes, source and destination operands referring to 64 registers, and a displacement of value such as 2ABCH. Specify the instruction format mentioning the various fields and bits required by them.

Opcode [5 bits]	Source operand	Destination operand	Displacement [16		
	[6bits]	[6 bits]	Bits]		

Problem 6



A company named CacheFul is designing a machine with a byte addressable main memory. The size of the main memory is 218 Bytes and block size is 16 Bytes. The machine employs a direct mapping cache consisting of 32 lines. This machine is specifically configured to run a classification algorithm

(D. Ex3) + (1-6.8) x 32)

i. When the algorithm is run it is noted that a memory access to main memory on a cache "miss" takes 30 ns and memory access to the cache on a cache "hit" takes 3 ns. If 80% of the processor's memory requests result in a cache "hit", how much time does it take to access memory on average?

Cont.



ii. Recommended average memory access time for the algorithm to perform optimally is not more than 5 ns, what option as a developer, do you have to keep it near to 5ns?