

(1) Program counter (PC)

(2)	RISC	CISC
→	Simple	Complex
→	Complex	Simple
→	single-cycle	multicycle
→	Longer	Smaller
→		

=> CISC stores memory
RISC fetches speed

(3) If we increase word size then instruction length will also increase

(4) If we have fewer pipeline stages in instruction execution then it will reduce clock speed.

(5) Stack Pointer
Base Pointer

(6) In correct answer will be produced.

(7) Indirect Addressing leads to more flexible code but higher overhead.

(8)

Cost and Increased access time

(9) Indexed addressing mode

(10) Branch control instruction

(11) Arithmetic logic instruction

(12) Addition

(13) size 16 bits

$$2^4 = 16$$

(14) Increase Power consumption

(15) must be fetched in multiple cycle