


Resistels (AR, PC, AC, DR, IR, IR)

Design


1 AR

* load $\rightarrow T_0: AR \leftarrow PC$
 * CLR $\rightarrow 0$
 * inc $\rightarrow 0$




2 PC

* load $\rightarrow D_2 T_3: PC \leftarrow AR$
 * CLR $\rightarrow 0$
 * inc $\rightarrow T_1: PC \leftarrow PC + 1$




3 DR

* load $\rightarrow D_0 T_3: DR \leftarrow M[AR]$
 * CLR $\rightarrow 0$
 * inc $\rightarrow 0$




4 IR

* load $\rightarrow T_1: IR \leftarrow M[AR]$
 * CLR $\rightarrow 0$
 * inc $\rightarrow 0$




5 M[AR]


* W $\rightarrow 0$
 * R $\rightarrow T_1: IR \leftarrow M[AR]$
 * $\rightarrow D_0 T_3: DR \leftarrow M[AR]$
 * $\rightarrow D_1 T_3: DA \leftarrow M[AR]$



6 AC

* load $\rightarrow D_0 T_4: AC \leftarrow AC \wedge DR$
 * $\rightarrow D_1 T_4: AC \leftarrow AC + DR$
 * $\rightarrow D_3 T_3 IR(1): AC \leftarrow AC$
 * CLR $\rightarrow 0$
 * inc $\rightarrow D_3 T_3 IR(0): AC \leftarrow AC + 1$





① $X_1 = 1$ $s_2 s_1 s_0$
 001
 AR to comm bus
 $X_1 = D_2 T_3 + D_3 T_3$

② $X_2 = 1$ $s_2 s_1 s_0$
 010
 PC to comm bus
 $X_2 = T_0$

③ $X_3 = 1$ $s_2 s_1 s_0$
 011
 PR to comm bus
 $X_3 = 0$

④ $X_4 = 1$ $s_2 s_1 s_0$
 100
 AC to comm bus
 $X_4 = 0$

⑤ $X_5 = 1$ $s_2 s_1 s_0$
 101
 IR to comm bus
 ~~$X_5 = T_2$~~ $X_5 = T_2$

⑥ $X_6 = 1$ $s_2 s_1 s_0$
 110
 TR to comm bus
 $X_6 = 0$

⑦ $X_7 = 1$ $s_2 s_1 s_0$
 111
 M[AR] to comm bus
 $X_7 = T_1 + D_0 T_3 + D_1 T_3$

reg to comm bus

s_2	s_1	s_0	
0	0	0	none
0	0	1	AR
0	1	0	PC
0	1	1	DR
1	0	0	AC
1	0	1	IR
1	1	0	TR
1	1	1	mem()

