

TECHNICAL DOCUMENT

Project Technical Architecture

Researcher and Author
Howida Gharib Saad El Din Selim

Research Project Version 0.2 - Validated Draft

2026-08-09

Table of Contents

Table of Contents	2
Research Flow	3
Repository Layers	3
Provenance	3

Research Flow

Verified literature -> audited equations -> Python and Verilog references -> generated LTspice netlists -> raw logs -> validated CSV/JSON -> figures -> website and PDFs.

Repository Layers

Layer	Location	Purpose
Theory and audit	literature/, docs/	Sources, gap, and decisions
Simulation	ltspice/, models/	Circuit and device sources
Verification	scripts/, verification/	Functional and data validation
Evidence	data/, results/, figures/	Raw-to-processed provenance
Publication	thesis/, pdf/	Public academic outputs

Provenance

Each measurement is connected through an experiment ID to a circuit, model, condition set, raw log, processed row, and final table or figure.