54 STM32H74xxx/75xxx devices

54.1 Bootloader configuration

The STM32H74xxx/75xxx bootloader is activated by applying Pattern 10 (described in *Table 2*). *Table 119* shows the hardware resources used by this bootloader.

Table 119. STM32H74xxx/75xxx configuration in system memory boot mode

Bootloader	Feature/Peripheral	State	Comment
Common to all	RCC	HSI enabled	The system clock frequency is 64 MHz using the HSI. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interface is selected.
		-	CRS is enabled for the DFU to allow USB to be clocked by HSI48 48 MHz
		-	Clock used for the FDCAN is fixed to 20 MHz and is derived from PLLQ
	RAM	-	16 Kbytes, starting from address 0x20000000, and 208 Kbytes (reduced to 20 Kbytes in V9.1 version) starting from address 0x24000000, are used by the bootloader firmware
	System memory	-	122 Kbytes, starting from address 0x1FF00000 contain the bootloader firmware. The bootloader start address is 0x1FF09800.
	IWDG	-	The IWDG prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (if the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage is set to Range 3. Bootloader software writes to the PWR_CR3 register using 4 bytes, which locks this register. Only Power off/on unlocks it. This is fixed on the bootloader with 0x91 version.
USART1 (on PA9/PA10)	USART1	Enabled	Once initialized, the configuration is 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode. Used in alternate push-pull, pull-up mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode. Used in alternate push-pull, pull-up mode. Set as input until USART1 is detected on the bootloader version 0x91.
USART1 (on PB14/PB15)	USART1	Enabled	Once initialized, the configuration is 8-bit, even parity, and one stop bit
	USART1_RX pin	Input	PB15 pin: USART1 in reception mode.Used in input pull-up mode.
	USART1_TX pin	Output	PB14 pin: USART1 in transmission mode. Used in alternate function push pull pull-up mode.



AN2606 Rev 64 277/475

Table 119. STM32H74xxx/75xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART2	USART2	Enabled	Once initialized, the configuration is 8-bit, even parity, and one stop bit
	USART2_RX pin	Input	PA3 pin: USART2 in reception mode. Used in alternate push-pull, no pull mode. Used in alternate push-pull, pull-up mode.
	USART2_TX pin	Output	PA2 pin: USART2 in transmission mode. Used in alternate push-pull, pull-up mode. Set as input until USART3 is detected on the bootloader version 0x91.
USART3	USART3	Enabled	Once initialized, the configuration is 8-bit, even parity, and one stop bit
	USART3_RX pin	Input	PB11 pin: USART3 in reception mode. Used in alternate push-pull, pull-up mode.
	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode. Used in alternate push-pull, pull-up mode. Set as input until USART3 is detected on the bootloader version 0x91.
I2C1	I2C1	Enabled	The I2C1 configuration is: - I2C speed: up to 400 kHz, 7-bit address, Slave mode, Analog filter ON - Slave 7-bit address: 0b1001110x (x = 0 for write and x = 1 for read)
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain no pull mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain no pull mode.
12C2	I2C2	Enabled	The I2C2 configuration is: - I2C speed: up to 400 kHz, 7-bit address, Slave mode, Analog filter ON - Slave 7-bit address: 0b1001110x (x = 0 for write and x = 1 for read)
	I2C2_SCL pin	Input/output	PF1 pin: clock line is used in open-drain no pull mode.
	I2C2_SDA pin	Input/output	PF0 pin: data line is used in open-drain no pull mode.
I2C3	I2C3	Enabled	The I2C3 configuration is: - I2C speed: up to 400 kHz, 7-bit address, Slave mode, Analog filter ON - Slave 7-bit address: 0b1001110x (x = 0 for write and x = 1 for read)
	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain no pull mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain no pull mode.

278/475 AN2606 Rev 64

Table 119. STM32H74xxx/75xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1	SPI1	Enabled	The SPI1 configuration is: - Slave mode - Full Duplex - 8-bit MSB - Speed up to 8 MHz - Polarity: CPOL low, CPHA low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: slave data input line, used in push-pull, no pull mode.
	SPI1_MISO pin	Output	PA6 pin: slave data output line, used in push-pull, no pull mode.
	SPI1_SCK pin	Input	PA5 pin: slave clock line, used in push-pull, no pull mode.
	SPI1_NSS pin	Input	PA4 pin: slave chip select pin used in push-pull, no pull mode.
	SPI2	Enabled	The SPI2 configuration is: - Slave mode - Full Duplex - 8-bit MSB - Speed up to 8 MHz - Polarity: CPOL low, CPHA low, NSS hardware.
SPI2	SPI2_MOSI pin	Input	PI3 pin: slave data input line, used in push-pull, no pull mode.
	SPI2_MISO pin	Output	PI2 pin: slave data output line, used in push-pull, no pull mode.
	SPI2_SCK pin	Input	PI1 pin: slave clock line, used in push-pull, no pull mode.
	SPI2_NSS pin	Input	PI0 pin: slave chip select pin used in push-pull, no pull mode.
SPI3	SPI3	Enabled	The SPI3 configuration is: - Slave mode - Full Duplex - 8-bit MSB - Speed up to 8 MHz - Polarity: CPOL low, CPHA low, NSS hardware.
	SPI3_MOSI pin	Input	PC12 pin: slave data input line, used in push-pull, no pull mode.
	SPI3_MISO pin	Output	PC11 pin: slave data output line, used in push-pull, no pull mode.
	SPI3_SCK pin	Input	PC10 pin: slave clock line, used in push-pull, no pull mode.
	SPI3_NSS pin	Input	PA15 pin: slave chip select pin used in push-pull, no pull mode.



Table 119. STM32H74xxx/75xxx configuration in system memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI4	SPI4	Enabled	The SPI4 configuration is: - Slave mode - Full Duplex - 8-bit MSB - Speed up to 8 MHz - Polarity: CPOL low, CPHA low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: slave data input line, used in push-pull, no pull mode.
	SPI4_MISO pin	Output	PE13 pin: slave data output line, used in push-pull, no pull mode.
	SPI4_SCK pin	Input	PE12 pin: slave clock line, used in push-pull, no pull mode.
	SPI4_NSS pin	Input	PE11 pin: slave chip select pin used in push-pull, no pull mode.
DFU	USB	Enabled	USB FS configured in forced device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
	USB_DM pin	Input/output	PA11: USB DM line. Used in alternate push-pull, no pull mode.
	USB_DP pin		PA12: USB DP line. Used in alternate push-pull, no pull mode. No external pull-up resistor is required
FDCAN	FDCAN1	Enabled	Once initialized the FDCAN1 configuration is: - Connection bit rate 250 kbit/s - Data bit rate 1000 kbit/s - FrameFormat = FDCAN_FRAME_FD_BRS - Mode = FDCAN_MODE_NORMAL AutoRetransmission = ENABLE - TransmitPause = DISABLE - ProtocolException = ENABLE
	FDCAN1_Rx pin	Input	PH14 pin: FDCAN1 in reception mode. Used in alternate push-pull, pull-up mode.
	FDCAN1_Tx pin	Output	PH13 pin: FDCAN1 in transmission mode. Used in alternate push-pull, pull-up mode.

Note:

To connect to the bootloader USART1 using PB14/PB15 pins, user must send two synchronization bytes. Baudrate is limited to 115200.

DFU mode does not support USBREGEN mode. If STM32 is powered by an 1.8 V source, it is not possible to use the BL DFU unless 3.3 V is provided

280/475 AN2606 Rev 64

54.2 Bootloader selection

Figure 71 shows the bootloader selection mechanism.

System Reset Configure System clock to 64 MHz with HSI System Init (Clock, GPIOs, IWDG, SysTick) Configure USB OTG FS Device Configure I2Cx Configure SPIx Disable all interrupt Exexute sources and other interfaces clocks BL_FDCAN loop Disable all interrupt Disable all interrupt FD-CAN frame Configure sources and other sources and other detected USARTx interfaces clocks interfaces clocks Ino Execute Execute Execute BL_SPI_Loop BL_I2C_Loop BL_USART_Loop 0x7F received for SPIx for I2Cx for USARTx on USARTx no 12Cx address detected no SPIx detects Synchro mechanism no Execute DFU USB cable bootloader using detected USB interrupts MSv45966V4

Figure 71. Bootloader V9.x selection for STM32H74xxx/75xxx

54.3 Bootloader version

Table 120 lists the STM32H74xxx/75xxx devices bootloader versions.

Table 120. STM32H74xxx/75xxx bootloader version

Version number	Description	Known limitations
V13.2 (0xD2)	Initial bootloader version	 Go command is not working USART2 connection is not working SPI1 connection is not working Mass erase does not work correctly on I2C (only Bank2 is erased in this command)
V13.3 (0xD3)	Switch USB clock input from HSE to HSI48 with CRSFix known limitations on the V13.2	Bank erase is not working on USART/SPI and I2C DFU mass-erase not working
V9.0 (0x90)	 Add support of FDCAN interface Fix V13.3 limitations V9.0 is the latest version in production and replaces V13.2 and V13.3 	 First ACK not received on Go command when using USART or SPI On the FDCAN write memory, write of data with length > 63 bytes fails If PB15 is set to GND, user cannot connect to BL interfaces. Only the USB is able to connect as it uses interrupt for detection. PB15 must not be pulled down if USART1 on PB14/PB15 is not used Jump issue on some application.Application stack pointer must be lower than (RAM end @ - 16 bytes) to guarantee it is working Additional reset needed after power off/on to enable connection to the BL interfaces. As a workaround user can add a pull up on PA11 pin.' Cannot program the "CM4_BOOT_ADDx" option byte using BL in dual core case FDCAN Get version command is giving a bad FDCAN protocol version (0x11). It must be 0 x10 (V1.0) SRAM1/SRAM2/SRAM3 (0x30000000-0x30047FFF) and ITCM memories not accessible by the BL Number of supported commands is wrong (13 instead of 11)
V9.1 (0x91)	Fix V9.0 limitations - Fix the configuration of PWR control register CR3. Bootloader is no more blocking the change of PWR source - Adjust USB, I ² C erase and program timings and fix them - Fix FDCAN version from V1.0 to V1.1 - Fix write issue when using FDCAN - Fix missing PCROP disable in RDP level1 regression - Update option byte support to handle all possible use cases	 If PB15 is set to GND, user cannot connect to BL interfaces SRAM1/SRAM2/SRAM3 (0x30000000 to 0x30047FFF) and ITCM memories not accessible by the BL Jump issue on some applications. Application stack pointer must be lower than (RAM end address - 16 bytes) to guarantee it is working

282/475 AN2606 Rev 64