**Jacobs University Bremen**

**CO-526-B: Electronics Lab**

**Fall 2021**

**Lab Experiment 3: Bipolar Junction Transistor**

**Priontu Chowdhury**

**Introduction**

The objective of this experiment is to become familiar with the bipolar junction transistors (BJTs). A BJT is a three terminal semiconductor device, mainly used in analog circuits. They’re used in high-speed amplifiers, for example. Three operating modes of BJTs are: active mode, cut-off mode and saturation mode. To apply as an amplifier, the BJT has to operate in active mode.

**Theory**

The BJT can be implemented as an NPN or a PNP transistor. In either case, the center region forms the base, while the external regions form the collector and emitter. The final structure looks as follows:




Figure: NPN and PNP BJT structures

Three ways a BJT could be configured:




Figure: BJT configurations

The common emitter configuration can be used for voltage and current amplification. The common collector configuration can be used as an impedance matching device. The common base configuration is used for high frequency applications because the base separates the input and output, minimizing oscillations at high frequency. It has high voltage gain, low input impedance and high output impedance compared to the common collector.

**Relations between terminal properties**



 

Figure: Transistor current relations and bias circuit structure

**AC Analysis**

We use the AC analysis to determine the voltage amplification (AV), the current amplification (Ai), the input impedance (Zi), the output impedance (Zo) and the phase relation between the input voltage (Vi) and the output voltage (Vo).

The hybrid-π model can be used for AC analysis:




Figure: The hybrid-π model

**Prelab: BJT**

**Problem 1: Biasing of Bipolar Junction Transistors**

Task 1

For this task we are required to analyze the following common emitter circuit:




Figure: Common Emitter Circuit

In order to find the Thevenin voltage, we use the following circuit:




Figure: Thevenin Voltage and Resistance analysis

Use find the Thevenin resistance across the same nodes, but by suppressing the source.

We obtain the following values:

The Thevenin equivalent looks as follows:




Figure: Thevenin equivalent circuit

Using the Thevenin equivalent circuit, we can obtain the terminal currents as follows:

To find VE and VB, we use KCL:

For VE:

For VB:

Simulation circuit:




Figure: PNP Transistor circuit

Simulation values:




Figure: Simulation results

Task 2

We are provided the following parameters:

Applying KVL:

Applying KVL in Thevenin equivalent, we find:




Figure: Thevenin Equivalent circuit

The final circuit looks as follows:




Figure: Transistor circuit for Task 2

**Problem 2: Constant Current Source**

From Datasheet, we see that VZ = 4.7V, Iz = 20mA = 0.02A.

The circuit diagram is provided below:




Figure: Transistor circuit with Zener diode

Using KVL around R1:

We assume that negligible current flows through IB.

Using KVL around R2:

Task 3

To find the maximum value of RL, we start with a KVL:

To ensure active region, VBE must be forward biased and V­BC must be reverse biased. We know VBE =0.7V, which is greater than zero. For VBC to be reverse biased, VCB must be greater than or equal to zero.

The lowest value for VCE provides us the highest value for RL.

Task 4

LTSpice implementation:




Figure: Transistor circuit simulation with Zener diode for biasing

Simulation results:




Figure: Simulation results for maximum RL

RL measurements at turning points:




Figure: Measurement for RL

Based on the simulation, we find that RL = 1.217KΩ.

According to the datasheet, VCE of 2N2222 transistor is smaller than the value we used for our theoretical calculations. As a result, the value we found for RL is higher in the simulation.

Task 5

The Zener diode is used as a voltage stabilizer in this circuit. The constant voltage across the Zener diode is 4.7V. As a result, it maintains a constant voltage across R1, which means IR1 = constant. Considering VBE remains constant, we can conclude that VE across R2 also remains constant. Consequently, IE is also constant, and since IB is negligible, IC = IE = constant for varying RL as long as we do not cross the threshold.

**Problem 3: Amplifier circuit**

Task 1

For this task, we are required to build the following circuit on LTSpice:




Figure: Amplifier circuit

The implementation is provided below:




Figure: LTSpice implementation of amplifier circuit

Task 2

The results of DC operation point analysis are provided below:




Figure: Operating Point Analysis in LTSpice

Based on the results, we know the following:

|  |  |
| --- | --- |
| Parameter | Value |
|  | 5.93659V |
|  | 5.22198V |
|  | 10.7206V |
|  | 0.71461V |
|  | 5.49862V |
|  | 0.00927939A |
|  |  |

Task 3

The results of transient analysis are provided below:




Figure: VB, VBE, VS, VRL simulation results

In order to calculate the gain, we use the cursors to obtain the peak-to-peak value of the output, and divide it by the peak-to-peak value of the input.

Task 4

For this task, we determine the quality of the amplified signal at RL by using the .step command to vary Vs by 10 mVpp, 20 mVpp, 50mVpp and 200 mVpp.

The results are provided below:




Figure: Input and amplified output

From the plots, we see that the output signal is an amplified version of the input signal with the same frequency and a larger amplitude.

When looked at in the time domain, we do not notice any visible distortions.

Now that we can see the input and output signals, we are ready to analyze their spectrum.


The FFT of the input is provided below:  


Figure: Spectrum of input signal

The FFT of the output is provided below:




Figure: Spectrum of output signal

When we analyze the input spectra, we can see that they all contain a single peak at 1kHz, which is the frequency of our input signal. However, from the spectra of the output signal, we see that the number of peaks increases with increasing amplitude of the input/output signals, whereas there should be only one amplitude at 1kHz, considering that in the ideal case the output signal is only an amplified version of the input. As the result, the rest of the peaks are proof of distortion.

Task 5

After modifications for this task, the circuit looks as follows:




Figure: Transistor circuit for AC Analysis

The simulation is provided below:




Figure: AC Analysis simulation

Task 6

Using the measure function, we obtain the following results:





Figure: Spice Error Log

From the log, we see that out results are as follows:

**Execution: BJT**

**Problem 1: Determine Type and Pin Assignment of Bipolar Transistors**

Using the following procedure, we determined the type of bipolar junction transistor and identify the three terminals of the BJT, based on the bottom view of the transistor:

 Figure: Bottom view of transistor

Task 1

The first task was to find the base terminal. We set the multimeter to diode testing function and measured and recorded the values between every combination of two terminals. The results are tabulated as follows:

|  |  |  |
| --- | --- | --- |
| Multimeter Leads connected to BJT | | Diode Check value (reading or .0L) |
| +Terminal | GND terminal | \_ |
| 1 | 2 | .0L |
| 2 | 1 | 0.74 |
| 1 | 3 | .0L |
| 3 | 1 | .0L |
| 2 | 3 | 0.74 |
| 3 | 2 | .0L |

Task 2

For this task, we connected the common lead of the multimeter to the base terminal and the positive lead to each one of the other two terminals one by one. Then, we observed the reading. We expected the reading to be either ‘.0L’ or a diode forward voltage drop for both cases. Since we found an overload, we concluded that the transistor is an NPN transistor.

Task 3

In this task, we tried to determine the emitter and collector terminals. We connected the multimeter to the base terminal in a way so that we could see the diode forward voltage drop to each of the other pins. Then, we recorded the voltages we measured between the base and each pin. We expected the lower of the two readings to indicate the base collector junction, and the remaining one to be the base emitter junction. We obtained the following results:

|  |  |  |  |
| --- | --- | --- | --- |
| Emitter Terminal | 1 | higher | 0.7422 |
| Collector Terminal | 3 | lower | 0.7400 |

Based on the data, the transistor type and terminal numbers can be obtained as follows:

|  |  |
| --- | --- |
| Transistor type | NPN |
| Base Terminal | 2 |
| Emitter Terminal | 1 |
| Collector Terminal | 3 |

**Problem 2: Operating Point of BJTs**

In this section, we checked if the BJT is correctly biased to work in the active mode of operation.

Task 1

For this task, we assembled the circuit in the dashed area:




Figure: Amplifier Circuit

Task 2

We then switched on the power supply, and used a multimeter to measure and record the following voltages:

|  |  |
| --- | --- |
| Parameter | Value/V |
|  | 20.03 |
|  | 5.954 |
|  | 0.6543 |
|  | 9.413 |
|  | 5.293 |
|  | 5.31 |

**Problem 3: Common Emitter Circuit**

On this section, we observed the BJT amplification of small signals when it is correctly biased to work in active mode of operation.

Task 1

For this task, we assembled the following circuit completely:




Figure: Amplifier Circuit

We connected the oscilloscope to VS and over RL. We started with an input signal of 50mVpp and f = 1 KHz.

Task 2

The results and measurements are provided below:




Figure: Common Emitter Circuit input and output signals with measurements. Measurements include VS, f and VRL.

The spectrum of the above output across V­RL is provided below:




Figure: Spectrum of the output across V­RL

Task 3

For this task, we first repeated the measurements with VS = 100 mVpp. We obtained the following results:




Figure: Common Emitter Circuit input and output signals with measurements. Measurements include VS, f and VRL.

The spectrum of the above output across VRL is provided below:




Figure: Spectrum of the output across V­RL

We then repeated the same experiment for VS = 200 mVpp. The results have been provided below:




Figure: Common Emitter Circuit input and output signals with measurements. Measurements include VS, f and VRL.

The spectrum of the above output across VRL is provided below:





Figure: Spectrum of the output across V­RL

**Problem 4: Bandwidth of Amplifier Circuit**

In this section, we determined the bandwidth of the BJT amplifier circuit and observed how the voltage gain of a BJT is affected with the changing frequency of the input signal.

Task 1


Using VS = 50mV, we enabled the sweep mode of the function generator for the following settings:



We used the SYNC output of the generator as the trigger source of the oscilloscope.

Task 2

We then adjusted the oscilloscope to observe the full sweep of the output signal. The results are provided below:



Task 3

For this task, we disabled the sweep mode of the function generator. Then, without changing the amplitude of VS, we manually change the frequency of the function generator to obtain the lower and upper -3dB cut-of frequencies. We obtained the following results:

|  |  |
| --- | --- |
| Lower cut-off | 150 Hz |
| Upper cu-toff | 410 KHz |

**Evaluation**

**Problem 1: Determine Type and Pin Assignment of a Bipolar Transistors**

Question 1

When we connected the multimeter to the first and third terminals, we saw a .0L reading, which meant that there was no direct movement of charge carriers between the two pins. Consequently, it could be concluded that the first and the third pin were the emitter and collector terminals of the transistor. By elimination, it could be concluded that the second pin was the base terminal.

Question 2

We determined the type of the transistor by connecting the COM port to the base of the transistor and the positive port to each of the other terminals. We obtained a .0L reading for both, signifying an absence of current flow. Therefore, we were able to conclude that the transistor was an NPN type transistor.

Question 3

The emitter is doped more heavily than the collector. As a result, when we measured the base-terminal voltages, we saw that one was higher than the other. Since the emitter is more heavily doped, we concluded that the higher base-terminal voltage is the base-emitter voltage, and hence the corresponding terminal was the emitter and the other was the collector.

**Problem 2: Operating point of BJTs**

Question 1

|  |  |  |
| --- | --- | --- |
| Parameter | Simulated Data | Experimental Data |
|  | 20V | 20.03V |
|  | 5.93659V | 5.954V |
|  | 5.22198V | 5.310V |
|  | 10.7206V | 9.413V |
|  | 0.71461V | 0.6543V |
|  | 5.49862V | 5.293V |

The experimental data is very close to the simulated data. The difference can be attributed to a number of reasons. One of them would be the tolerance of the different components we used.For example, transistor itself has a 10% tolerance, and on top of that in lab we used a different transistor from the one used in the simulation. On top of that, there is some error in the supply of the signal generator. Error also arises due to the resolution of the oscilloscope. Values obtained through the cursor have a 10% error, while those obtained through the measure function have a 5% error. All of this error is propagated, and as a result, deviates the final experimental values from those determined from ideal conditions.

Question 2

Using KVL,

Question 3

Simulated values:

|  |  |
| --- | --- |
|  |  |
|  |  |

Experimental values:

|  |  |
| --- | --- |
|  |  |
|  |  |

Without the use of error propagation, we can calculate the relative error as follows:

The components used in the circuit, such as the capacitors, resistors, signal generator etc. have a certain amount of tolerance that we do not account for in our calculations. Furthermore, when using measure function of oscilloscope, there is 5% error, and measurements taken using the cursor have about 10% error. Moreover, in our experimentation, we used a transistor that is different from the simulation, which means it has different characteristics from the one used in our simulation. Therefore, the errors due to these parameters propagated to provide us the large error we see in our calculations.

One way to minimize the error would be to use the same transistor as the one used in our simulations. Furthermore, using an oscilloscope with higher resolution can also help.

**Problem 3: Common Emitter Circuit**

Question 1

The distorted positive amplitude occurs in the saturation region. This occurs when the base current is increased so much that the base-emitter junction is no more forward biased.

The distorted negative amplitude occurs in the cut-off region. Otherwise, the output signal would be a replica of the input with larger gain. Rather, we see an inverted waveform here.

Question 2

From first dataset:

From second dataset:

From third dataset:

The simulation results are provided below:

Based on the calculations, we see that the gain calculated from the first dataset is closest to the gain from the simulated data.

It seems that the error in measured data compared to simulated data is about 10%. The reasons for this deviation could be attributed to the same reasons stated in problem 2 question 1.

Question 3


We see from the hard copies that the input and output have a phase difference of , considering that the output signal is inverted. This occurs because, as the input voltage increases, the base current increases, which causes an increase in collector current (). This results in a larger voltage drop over R4. Consequently, the output voltage decreases. Therefore, it can be inferred that the output signal changes in the opposite direction to the input signal. This difference in direction of operation causes the phase shift.

Question 4

In both the simulation and experiment, we saw that the number of peaks increased as the amplitude of the input signal was increased. The FFT of the input signal has only one peak in both cases because it consists of a pure sinusoidal signal with a frequency of 1KHz. The output, however, is not just an amplified version of the input. It is distorted during the process of amplification, which means the output is a combined version of multiple sinusoidal signals with different frequencies. Therefore, in the FFT Spectrum for output in both experimental and simulated case, we see multiple peaks at different frequencies because the final output is a combined version of multiple sinusoids with different frequencies.

**Problem 4: Bandwidth of amplifier circuit**

Question 1



On this part, we observed the full sweep of the oscilloscope which results in a Bode Plot representation. We can see that the circuit has low gain at low and high frequencies, which gives the characteristics of a bandpass filter. The suppression at higher frequencies occurs because of the parasitic capacitance of the amplifier, which acts as a limiting factor for the gain. This is called the Miller Effect. On the other hand, the suppression at lower frequencies occurs because the capacitor has high impedance at lower frequencies, and since the capacitor is in parallel to RL in the circuit, a smaller part of the output is distributed to RL due to voltage division.

Question 2

We have the following measurement data:

|  |  |
| --- | --- |
| Lower cut-off | 150 Hz |
| Upper cu-toff | 410 KHz |

Question 3

From simulation, we obtained the following results:

Comparing the experimental results with the simulated results, we see that the experimental bandwidth deviates from the simulated one by about 7%. This could result from the difference in the simulated and experimental cut-off values.

The simulated and experimental cut-off values are different due to a number of reasons. We consider the simulated results as ideal since there are not subject to deviations due to tolerances, resolution error, precision error, equipment error etc.

With regards to the experimental values, difference can be attributed to a number of reasons. One of them would be the tolerance of the different components we used. For example, transistor itself has a 10% tolerance, and on top of that in lab we used a different transistor from the one used in the simulation. Moreover, the signal generator carries 1-2% tolerance. Error also arises due to the resolution of the oscilloscope. Values obtained through the cursor have a 10% error, while those obtained through the measure function have a 5% error. All of these errors are propagated, and as a result, deviates the final experimental values from those determined in ideal conditions.

**Conclusion**

In this lab, we studied the Bipolar Junction Transistors (BJTs) and their applications. In prelab, we revised our theoretical understanding of the transistor by solving a BJT circuit to extract some parameters. We then simulated the circuit to observe how the theoretical data corresponded to the simulated data. Within the simulation, we then replaced the emitter resistor with a current source, and repeated the steps as before. Then, we built a constant current source using a different circuit formulation which included a Zener diode, and again analyzed the circuit using the datasheet and theoretical constructs to extract certain parameters. Then, we compared the results with simulated data to verify our work. As a result, we understood the behavior of the circuit, realized that it acted as a stabilizer. Next, we simulated an amplifier circuit on LTSpice, and carried out an operating point analysis. We then introduced a variable input to the circuit and observed its output at different terminals. Using the data we obtained, we were able to determine the gain of the circuit. We then simulated a DC Sweep on the circuit. Using the FFT spectrum, we noticed that while the input is a pure sinusoidal signal, the output is a distorted signal made of sinusoids of different frequencies and amplitudes. An increase in the input amplitude resulted in an increase in the number of peaks in the FFT spectrum of the output. Lastly, we performed an AC analysis on the simulated circuit and observed that the result is a Bode Plot, from which we were able to determine the cut-off frequencies and the bandwidth.

In the experimental phase, for the first section, we used the multimeter to determine the collector, emitter and base of the transistor and also the transistor type. We concluded that pin 1 is emitter, pin 2 is base and pin 3 is collector, and the transistor is an NPN type. We then used the transistor to build a transistor circuit on the breadboard, in combination with other components such as a power supply, resistors etc. Using the multimeter, we carried out an operating point analysis on the circuit. Then, we added more components to the circuit to make an amplifier circuit, and supplied 1KHz sin wave inputs of amplitudes 50 mVpp, 100 mVpp and 200 mVpp. We noticed that as the input amplitude was increased, the number of peaks on the FFT spectrum of the output increased, as we observed in the simulation.

Next, we examined the bandwidth of the amplifier circuit experimentally, and observed how the voltage gain of the BJT was affected with changing frequency of the input signal. We enabled the sweep mode of the function generator with a 50mV peak for VS, starting frequency of 100Hz, a stopping frequency of 1MHz, a logarithmic sweep mode and a sweep time of 500ms. We used the external trigger of the signal generator as the oscilloscope trigger. On the oscilloscope, we oscilloscope, we saw that the output looked like a Bode plot with the signal suppressed at the ends. We concluded that this was due to the capacitance of the capacitor at lower frequencies, which results in high impedance, and the parasitic capacitance of the amplifier at high frequencies as a result of the Milner Effect.

In evaluation part, we compared our experimental data to our simulated data. During evaluation of the experimental data, we found some instances where the experimental data deviated from the simulated data, and we were able to conclude that there were multiple reasons this occurred. Firstly, we used a different transistor in simulation as compared to the one in experiment, therefore it was inevitable that we’d see some differences in characteristics. Furthermore, the transistor has a tolerance of 10%, the resistor about 1%, the signal generator 1-2% and similarly the other circuit components also have different tolerances. These contribute to the total error of the experimental data. Moreover, the oscilloscope has an error of 5% when using the measure function and an error of 10% when taking measurements using the cursor. All these errors propagate to give us a large final error in our experimental data.


**References**

* Electronics Lab Manual (Uwe Pagel)
* <http://www.faculty.jacobs-university.de/upagel/>
* Fundamentals of Microelectronics (Behzad Razavi)

**Prelab 4: Operational Amplifier**

**Problem 1: Simulate a Differential Amplifier**

LTSpice Circuit:



Task 1

Perform a dc operation point analysis for the above circuit. Determine the values for VBE(T1, T2), VC(T1, T2) , IC(T1, T2), IE(T1, T2), and IRE. What would happen with the values in the two branches if the transistors are not absolute identical.

|  |  |  |
| --- | --- | --- |
|  | T1 | T2 |
|  | 0.67362V | 0.67362V |
|  | 5.38824V | 5.3824V |
|  | 0.002099A | 0.002099A |
|  | -0.002109A | -0.002109A |
|  | 0.004218A | |

Task 2



Figure: Collector voltages at output

Using the cursors, we obtain the peak-to-peak difference in Vout. Using this value, we can obtain the gain as follows:

Task 3

After making the required changes, we obtain the following results:




Figure: Output collector voltages

Using the cursors, we find that the difference between the peaks at a point in time. We obtain the following results:

Task 4

Task 5

On replacing R3 with a constant current source, we have the following final set-up:




Figure: Differential Amplifier with current source

Sub-task 1

On completing the operation point analysis, we obtain the following values:

|  |  |  |
| --- | --- | --- |
|  | T1 | T2 |
|  | 5.38225V | 5.38225V |
|  | 0.6736225V | 0.6736225V |
|  | 0.00209898A | 0.00209898A |
|  | -0.002109A | -0.002109A |
|  | 0.004218A | |

Sub-task 2



Figure: Collector voltage outputs

Using cursors, we find the difference between the peaks of the output voltage. Using the value, we can make the following calculations:

Sub-task 3




Figure: Common mode simulation results

Sub-task 4

**Problem 2: Construct an OP-Amp**

For this task, we are required to construct the following circuit:




Figure: OP-Amp Circuit




Figure: Op-Amp circuit Implementation

Task 1


Calculate the voltage at the output of the emitter follower when both inputs are connected to ground. Assume β = 200 and UBE = 0.7V. The forward voltage drop of the diode is 0.7V.

Using KVL:

Using KVL about output:

Task 2

Using the DC Operating Point analysis, we found the following results:



As we can see, according to the simulation,

This value is very close to our calculated value, so the DC Operation Analysis meets our expectations.

Task 3

As in the first problem, we find AV,diff by setting V1 at input 1 to sine, with f = 1KHz and u = 50 mV. Furthermore, V2 is set to GND.

We find the following results:




Figure: Collector Output Voltages in Differential Input Mode

Setting V2 to be the same as V1 and repeating the simulation, we obtain the following output:





Figure: Collector Output Voltages in Common Input Mode



Task 4

To determine the inverting and non-inverting inputs, we first supply a sinusoidal input at V1, set V2 to GND, and observe the output:




Figure: Output with Sinusoidal Input at V1, V2 set to GND

We see that the output is in phase with the input. Therefore, this is the non-inverting input.

Now, we supply V2 with a sinusoidal input, set V1 to 0 and observe the output:




Figure: Output with Sinusoidal Input at V2, V1 set to GND

From the simulation results, we see that the output is inverted for an input at V2.

Therefore, V2 is the inverting input.

**Problem 3: Designing a non-inverting amplifier**

Task 1

We use the following diagram to make our calculations:




Figure: Op-Amp Circuit

Task 2

A simulation of the input and output voltages is provided below:




Figure: Input and Output Signals for the Feedback based Op-Amp

Separate plots for input and output signals:




Figure: Input and Output Signals for the Feedback based Op-Amp

Gain calculation:

Task 3

We use the following block diagram to explain the difference between the measured gain and the theoretical gain:




Figure: Block Diagram for a feedback system

As we can see, because of the feedback loop, a weighted version of the output is subtracted from the input during every cycle, which provides us with a new gain, or the closed loop gain, which is lower than the open loop gain.

Using the derivation, we find that the feedback factor in this case is K = 0.0588

Task 4

Input Offset Current = 20nA

Slew Rate = 0.5 V/µs

For the input offset voltage we are going to use the input offset voltage arrangement range.

|  |  |
| --- | --- |
| **Parameter** | **Datasheet values** |
| Input bias current | 8nA |
| Input offset voltage | 2mV |
| Voltage gain | 200V/mV |
| CMRR | 90dB |

**Experimental Data and Results**

**Problem 1: Differential amplifier using a fixed emitter resistor**

Task 1

DC Bias Value Measurements

V1 = V2 = 0V

|  |  |  |
| --- | --- | --- |
| Parameters | T1 | T2 |
| VC | 6.415V | 4.308V |
| VB | -0.0552V | -0.0535V |
| VBE | 0.637V | 0.665V |
| I­C | 0.001666V | 0.002603V |
| IRE | 0.004275A | |

Task 2

We used single-ended input mode. We set V2 to 0V DC and V1 to sine, f = 1 KHz, u = 50mV. The output is provided below:




Figure: output for single-ended mode

Task 3

We used common input mode. We set V2 and V1 to sine, f = 1 KHz, u = 50mV. The output is provided below:




Figure: output for common mode

**Problem 2: Implement a Current Source**

Task 1

Task 3

The circuit is operational.


**Problem 3: Differential amplifier using a Current Source**

Task 1

|  |  |  |
| --- | --- | --- |
| Parameters | T1 | T2 |
|  | 6.71V | 4.843V |
|  | 0.0503V | 0.0483V |
|  | 0.6339V | 0.6362V |
|  | 0.001515A | 0.002375A |
|  | 0.0039267 A | |

Task 2

We used single-ended input mode. We set V2 to 0V DC and V1 to sine, f = 1 KHz, u = 50mV. The output is provided below:

  
Figure: output for single-ended mode

We used common input mode. We set V2 and V1 to sine, f = 1 KHz, u = 50mV. The output is provided below:




Figure: output for common mode

Further data collected:

