Name:-Pritam Patel

Roll No:- 1901145

## EC362 VLSI Design

**Objective:** Design of 12×12-bit Baugh Wooley Array Multiplier.

#### Theory:-

<u>Array Multiplier:</u>-An array multiplier is a digital combinational circuit used for multiplying two binary numbers by employing an array of full adders and half adders. This array is used for the nearly simultaneous addition of the various product terms involved. For the product terms, an array of AND gates is used before the Adder array.

**Baugh Wooley Array Multiplier:-** In signed multiplication the length of the partial products and the number of partial products will be very high. The BaughWooley algorithm was introduced for signed multiplication. The Baugh-Wooley multiplication is one amongst the cost-effective ways to handle the sign bits. This method has been developed so as to style regular multipliers, suited to 2's complement numbers.

## **Baugh-Wooley Algorithm:-**

Let two n-bit numbers, number (X) and number (Y), X and Y can be written as:-

$$X = -x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

$$Y=-y_{n-1}2^{n-1}+\sum_{i=0}^{n-2}y_{i}2^{i}$$

Where  $x_{n-1}$  and  $y_{n-1}$  are the sign bits.

The product,  $P = X \times Y$ , is

$$P = [(-x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i) \times (-y_{n-1}2^{n-1} + \sum_{i=0}^{n-2} y_i 2^i)]$$

$$= x_{n-1}y_{n-1}2^{2n-2} + \sum_{i=0}^{n-1} x_i 2^{i} \sum_{j=0}^{n-2} y_j 2^{j} - 2^{n-1} \sum_{i=0}^{n-2} x_i y_{n-1} 2^{i} - 2^{n-1} \sum_{j=0}^{n-2} x_{n-1}y_j 2^{j}$$

The first two terms of the above equation are positive and the last two terms are negative. In order to calculate the product, instead of subtracting the last two terms, it is possible to add the opposite values. The above equation signifies the Baugh-Wooley algorithm for the multiplication process in two's complement form.

### Multiplication example of baugh-wooley algorithm:-

•Let's consider 4 bit signed operands X and Y and 8 bit product P:-

$$X \Leftrightarrow (X_3, X_2, X_1, X_0), Y \Leftrightarrow (Y_3, Y_2, Y_1, Y_0), P \Leftrightarrow (P_7, P_6, P_5, P_4, P_3, P_2, P_1, P_0)$$

These are in the numerical form, we can calculate their numerical value:-

$$X=-x_32^3+\sum\limits_{i=0}^2x_i2^i$$
  $Y=-y_32^3+\sum\limits_{j=0}^2y_i2^j$   $P=-p_72^7+\sum\limits_{i=0}^6p_i2^i$ 

$$P = (-x_3 2^3 + \sum_{i=0}^{2} x_i 2^i)(-y_3 2^3 + \sum_{j=0}^{2} y_j 2)$$

$$= x_3 y_3 2^6 + \sum_{i=0}^{2} \sum_{j=0}^{2} x_i y_j 2^{i+j} - \sum_{i=0}^{2} x_i y_3 2^{i+3} - \sum_{j=0}^{2} x_3 y_j 2^{j+3}$$

				Х3	X2	X1	XO
				Y3	Y2	Y1	YO
				X3Y0	X2Y0	X1Y0	X0YO
			X3Y1	X2Y1	X1Y1	XOY1	
		X3Y2	X2Y2	X1Y2	X0Y2		
1	X3Y3	X2Y3	X1Y3	X0Y3			
P7	P6	P5	P4	P3 F	2	P1	PO

## Baugh wooley multiplier architecture for 4×4 bit:-




Fig 1:-BW architecture for 4 bit

### Multiplication of 12×12 signed bit:-

Let's consider 12 bit signed operands X and Y and 24 bit product P:-

 $X \Leftrightarrow (X_{11}, X_{10}, X_9, X_8, X_7, X_6, X_5, X_4X_3, X_2, X_1, X_0),$ 

 $Y \!\! \Leftrightarrow \!\! (Y_{11},\!Y_{10},\!Y_{9},\!Y_{8},\!Y_{7},\!Y_{6},\!Y_{5},\!Y_{4},\!Y_{3},\!Y_{2},\!Y_{1},\!Y_{0}) \ ,$ 

 $P \! \Leftrightarrow \! (P_{23},\!P_{22},\!P_{21},\!P_{20},\!P_{19},\!P_{18},\!P_{17},\!P_{16}P_{,15},\!P_{14},\!P_{13},\!P_{12},\!P_{11},\!P_{10},\!P_{9},\!P_{8},\!P_{7},\!P_{6},\!P_{5},\!$ 

 $P_4, P_3, P_2, P_1, P_0$ 

												411	410	Yg	Y8	YĮ	46	Ys	$Y_4$	Ϋ́3	Y <sub>2</sub>	$\lambda^{1}$	Yo
	,										X	XIL	Χlo	Xو	X8	X <sub>7</sub>	χζ	$X_5$	X <sub>4</sub>	Χg	X2	Χſ	Xo
														<b>%</b> %									
														Y8 X2									
										Y11x2													
									Y11\(\bar{z}\)	Y10 X3													
								Y, x,	Y10X4	Y <sub>9</sub> X4	Y <sub>e</sub> X <sub>4</sub>	Y <sub>2</sub> X <sub>4</sub>	Y6X4	<b>Y</b> 5X4	¥.X4	Y3Y4	Y <sub>2</sub> X4	Y <u>.</u> X4	16X4				
							Y11 X5	YIOXS	YgXs	Y <sub>8</sub> X <sub>5</sub>	Y <sub>7</sub> X <sub>5</sub>	Y6 X5	Y <sub>5</sub> X <sub>5</sub>	Y4 X5	Y3×5	Υ <sub>2</sub> Χ <sub>5</sub>	Y, X5	%ξ					
										X <sup>‡</sup> X°													
					Y, X	Y10X7	YgX7	Y8 X7	Y <sub>4</sub> X <sub>7</sub>	Y <sub>6</sub> X <sub>7</sub>	Y5×7	Y <sub>4</sub> X <sub>7</sub>	Y <sub>3</sub> X7	Y, X7	Y1 X7	Y0X7							
				V.X.	Yix	YaXe	Y <sub>8</sub> X <sub>8</sub>	Y_X8	Y6 X8	Y5X8	Y4×8	V3×8	¥,1%	A <sup>T</sup> x <sup>8</sup>	<b>%</b> X8								
			111×0	YinXq	YaXa	Ye Xa	Y <sub>7</sub> X9	Y6X9	Ysxg	Y4X9	Y <sub>3</sub> X <sub>9</sub>	Yoxg	Y <sub>1</sub> X <sub>9</sub>	Y <sub>6</sub> X <sub>9</sub>									
		YIND	YloXlo	YgiXho	Y8X10	Y <sub>4</sub> X10	Y6×10	Y5X10	Y4X10	Y <sub>2</sub> X <sub>2</sub> o	Y2X10	Å <sup>1</sup> X <sup>10</sup>	Y <sub>0</sub> X <sub>10</sub>										
	\ \ \ \	V. V.	V. v.,	V.Y.	ŽX,	Y.XII	Y5Xn	Y4XII	$\overline{Y}_3X_{11}$	Yuxin	YıXıı	1,5×11						•	•			) (	0
2	0,2	Pai	P20	Pig	R <sub>8</sub>	Pi <sub>7</sub>	Pi.	PIS	Pi4	P13	P12	P11	Pio	Pg	P8	Pz	Pi	Ps	4	P <sub>3</sub>	1	2	0

# Baugh wooley multiplier architecture for 12×12 bit:-




Fig2 :-BW architecture for 12×12 bit

#### **Results:-**

Output Waveform For Some Random Number Taken In Test Bench:-



Fig 3:-Output waveform in signed decimal

#### In binary:-




Fig 4:-Output waveform in binary

## Schematic of 12x12 Bit Baugh-Wooley Multiplier:-





Fig 5:-Schematic for 12x12 bit BW multiplier

## **Hardware Result:-**

# **Device:-**



# Hardware implementation:-

+			_
Total On-Chip Power (W)	i	25.875	i
Design Power Budget (W)		Unspecified*	ı
Power Budget Margin (W)		NA	ı
Dynamic (W)		25.644	ı
Device Static (W)		0.231	ı
Effective TJA (C/W)		1.9	ı
Max Ambient (C)		36.3	ı
Junction Temperature (C)		73.7	ı
Confidence Level		Low	I
Setting File			ı
Simulation Activity File			ı
Design Nets Matched		NA	ı
+			

On-Chip	Po	wer (W)		Used	1	Available	1	Utilization (%)
Slice Logic   LUT as Logic	 	3.085 3.085		260 191		41000	i	 0.47
Signals	I	3.003		284	ĺ		ĺ	1
I/O	I	19.557	I	48	I	300	I	16.00
Static Power	l .	0.231	I		I		I	I
Total	I	25.875	I		I		I	1

#### Conclusion:-

Baugh Wooley multiplier exhibits less delay, low power dissipation and the area occupied is also small compared to other array multipliers.

#### **CODE:-**

assign  $s = a^b$ ;

assign cout = a&b;

endmodule

#### **DESIGN MODULE**

```
// half adder component used in the multiplier
module half_adder(a, b, s, cout);
input a, b;
output s, cout;
```

# // full adder component used in the multiplier

```
module full_add(a, b, cin, s, cout);
input a, b, cin;
output s, cout;
assign s = a^b^cin;
assign cout = (a&b) | (b&cin) | (a&cin);
endmodule
```

#### // 12-bit by 12-bit Baugh-Wooley signed multiplier

```
module baugh_wooley(x, y, p);
input [11:0] x, y;
output [23:0] p;
```

```
// constant logic-one value
supply1 one;
// Internal results which is given to next stage adders
wire t1, t2, t3, t4, t5, t6, t7, t8, t9, t10, t11, t12,t13, t14, t15, t16, t17, t18, t19, t20, t21, t22, t23,
t24,t25,t26,t27,t28,t29,t30,t31,t32,t33,t34,t35,t36,t37,t38,t39,t40,t41,t42,t43,t44,t45,t46,t47,t48,
T49,t50,t51,t52,t53,t54,t55,t56,t57,t58,t59,t60,t61,t62,t63,t64,t65,t66,t67,t68,t69,t70,t71,t72,t73,
t74,t75,t76,t77,t78,t79,t80,t81,t82,t83,t84,t85,t86,t87,t88,t89,t90,t91,t92,t93,t94,t95,t96,t97,t98,
t99,t100,t101,t102,t103,t104,t105,t106,t107,t108,t109,t110,t111,t112,t113,t114,t115,t116,t117,
t118,t119,t120,t121,t122,t123,t124,t125,t126,t127,t128,t129,t130,t131,t132,t133,t134,t135,t136,
t137,t138,t139,t140,t141,t142,t143,t144,t145,t146,t147,t148,t149,t150,t151,t152,t153,t154,t155,
t156,t157,t158,t159,t160,t161,t162,t163,t164,t165,t166,t167,t168,t169,t170,t171,t172,t173,t174,
t175,t176,t177,t178,t179,t180,t181,t182,t183,t184,t185,t186,t187,t188,t189,t190,t191,t192
,t193,t194,t195,t196,t197,t198,t199,t200,t201,t202,t203,t204,t205,t206,t207,t208,t209,t210,t211,
t212,t213,t214,t215,t216,t217,t218,t219,t220,t221,t222,t223,t224,t225,t226,t227,t228,t229,
t230,t231,t232,t233,t234,t235,t236,t237,t238,t239,t240,t241,t242,t243,t244,t245,t246,t247;
// structural description of the multiplier circuit
assign p[0] = x[0] & y[0];
half adder ha1(x[1]&y[0], x[0]&y[1], p[1], t1);
half adder ha2(x[2]&y[0], x[1]&y[1], t2, t3);
half adder ha3(x[3]&y[0], x[2]&y[1], t4, t5);
half_adder ha4(x[4]&y[0], x[3]&y[1], t6, t7);
half adder ha5(x[5]&y[0], x[4]&y[1], t8, t9);
half adder ha6(x[6]&y[0], x[5]&y[1], t10, t11);
half adder ha7(x[7]&y[0], x[6]&y[1], t12, t13);
half adder ha8(x[8]&y[0], x[7]&y[1], t14, t15);
half adder ha9(x[9]&y[0], x[8]&y[1], t16, t17);
half_adder ha10(x[10]&y[0], x[9]&y[1], t18,t19);
half adder hall(x[11]\&\sim y[0], x[10]\&y[1], t20, t21);
```

```
full add fa1(t2, t1, x[0]&y[2], p[2], t22);
full_add fa2(t4, t3, x[1]&y[2], t23, t24);
full add fa3( t6,t5, x[2]&y[2], t25, t26);
full add fa4( t8, t7,x[3]&y[2], t27, t28);
full add fa5( t10,t9,x[4]&y[2], t29, t30);
full_add fa6(t12,t11,x[5]&y[2], t31, t32);
full add fa7(t14,t13,x[6]&y[2], t33,t34);
full_add fa8(t16,t15,x[7]&y[2], t35, t36);
full add fa9(t18,t17,x[8]&y[2], t37, t38);
full add fa10(t20,t19,x[9]&y[2], t39, t40);
full add fa11(t21,x[11]&\simy[1],x[10]&y[2],t41,t42);
full add fa12(t23,t22, x[0]&y[3], p[3], t43);
full_add fa13(t25,t24, x[1]&y[3], t44, t45);
full add fa14(t27,t26, x[2]&y[3], t46, t47);
full add fa15(t29,t28, x[3]&y[3], t48, t49);
full add fa16(t31,t30,x[4]&y[3], t50, t51);
full add fa17(t33,t32,x[5]&y[3], t52, t53);
full add fa18(t35,t34,x[6]&y[3], t54,t55);
full_add fa19(t37,t36,x[7]&y[3], t56, t57);
full add fa20(t39,t38,x[8]&y[3], t58, t59);
full add fa21(t41,t40,x[9]&y[3], t60, t61);
full add fa22(t42,x[11]&\simy[2],x[10]&y[3],t62,t63);
full add fa23( t44,t43, x[0]&y[4], p[4], t64);
full_add fa24( t46,t45, x[1]&y[4], t65, t66);
```

```
full_add fa25( t48,t47, x[2]&y[4], t67, t68);
full add fa26( t50,t49, x[3]&y[4], t69, t70);
full add fa27( t52,t51, x[4]&y[4], t71, t72);
full add fa28(t54,t53, x[5]&y[4], t73, t74);
full add fa29(t56,t55, x[6]&y[4], t75,t76);
full add fa30(t58,t57,x[7]&y[4], t77, t78);
full add fa31(t60,t59,x[8]&y[4], t79, t80);
full add fa32(t62,t61,x[9]&y[4], t81, t82);
full add fa33(t63,x[11]&\simy[3],x[10]&y[4],t83,t84);
full add fa34(t65,t64, x[0]&y[5], p[5], t85);
full add fa35(t67,t66, x[1]&y[5], t86, t87);
full add fa36(t69,t68, x[2]&y[5], t88, t89);
full add fa37(t71,t70, x[3]&y[5], t90, t91);
full add fa38(t73,t72,x[4]&y[5], t92, t93);
full add fa39(t75,t74,x[5]&y[5], t94, t95);
full add fa40(t77,t76,x[6]&y[5], t96,t97);
full add fa41(t79,t78,x[7]&y[5], t98, t99);
full add fa42(t81,t80,x[8]&y[5], t100, t101);
full add fa43(t83,t82,x[9]&y[5], t102, t103);
full add fa44(t84,x[11]&~y[4],x[10]&y[5],t104,t105);
full add fa45( t86,t85, x[0]&y[6], p[6], t106);
full add fa46( t88,t87, x[1]&y[6], t107, t108);
full add fa47( t90,t89, x[2]&y[6], t109, t110);
full add fa48( t92,t91, x[3]&y[6], t111, t112);
full add fa49( t94,t93,x[4]&y[6], t113, t114);
full add fa50(t96,t95,x[5]&y[6], t115, t116);
```

```
full add fa51(t98,t97,x[6]&y[6], t117,t118);
full add fa52(t100,t99,x[7]&y[6], t119, t120);
full_add fa53(t102,t101,x[8]&y[6], t121, t122);
full add fa54(t104,t103,x[9]&y[6], t123, t124);
full add fa55(t105,x[11]&\simy[5],x[10]&y[6],t125,t126);
full add fa56(t107,t106, x[0]&y[7], p[7], t127);
full add fa57(t109,t108, x[1]&y[7], t128, t129);
full add fa58( t111,t110, x[2]&y[7], t130, t131);
full add fa59( t113,t112, x[3]&y[7], t132, t133);
full add fa60( t115,t114,x[4]&y[7], t134, t135);
full add fa61(t117,t116,x[5]&y[7], t136, t137);
full add fa62(t119,t118,x[6]&y[7], t138,t139);
full add fa63(t121,t120,x[7]&y[7], t140, t141);
full add fa64(t123,t122,x[8]&y[7], t142, t143);
full add fa65(t125,t124,x[9]&y[7], t144, t145);
full add fa66(t126,x[11]&\simy[6],x[10]&y[7],t146,t147);
full add fa67(t128,t127, x[0]&y[8], p[8], t148);
full add fa68( t130,t129, x[1]&y[8], t149, t150);
full add fa69( t132,t131, x[2]&y[8], t151, t152);
full add fa70( t134,t133, x[3]&y[8], t153, t154);
full add fa71( t136,t135,x[4]&y[8], t155, t156);
full add fa72(t138,t137,x[5]&y[8], t157, t158);
full add fa73(t140,t139,x[6]&y[8], t159,t160);
full add fa74(t142,t141,x[7]&y[8], t161, t162);
full add fa75(t144,t143,x[8]&y[8], t163, t164);
full add fa76(t146,t145,x[9]&y[8], t165, t166);
```

```
full add fa77(t147,x[11]&\simy[7],x[10]&y[8],t167,t168);
full add fa78( t149,t148, x[0]&y[9], p[9], t169);
full add fa79( t151,t150, x[1]&y[9], t170, t171);
full add fa80( t153,t152, x[2]&y[9], t172, t173);
full add fa81( t155,t154, x[3]&y[9], t174, t175);
full add fa82(t157,t156,x[4]&y[9],t176,t177);
full add fa83(t159,t158,x[5]&y[9], t178, t179);
full_add fa84(t161,t160,x[6]&y[9], t180,t181);
full add fa85(t163,t162,x[7]&y[9], t182, t183);
full add fa86(t165,t164,x[8]&y[9], t184, t185);
full add fa87(t167,t166,x[9]&y[9], t186, t187);
full add fa88(t168,x[11]&\simy[8],x[10]&y[9],t188,t189);
full add fa89( t170,t169, x[0]&y[10], p[10], t190);
full add fa90( t172,t171, x[1]&y[10], t191, t192);
full add fa91( t174,t173, x[2]&y[10], t193, t194);
full add fa92(t176,t175, x[3]&y[10], t195, t196);
full add fa93( t178,t177,x[4]&y[10], t197, t198);
full add fa94(t180,t179,x[5]&y[10], t199, t200);
full add fa95(t182,t181,x[6]&y[10], t201,t202);
full add fa96(t184,t183,x[7]&y[10], t203, t204);
full add fa97(t186,t185,x[8]&y[10], t205, t206);
full add fa98(t188,t187,x[9]&y[10], t207, t208);
full add fa99(t189,x[11]&\simy[9],x[10]&y[10],t209,t210);
```

full\_add fa100( t191,t190, ~x[0]&y[11], t211, t212);

```
full add fa101( t193,t192, \sim x[1]&y[11], t213, t214);
full add fa102( t195,t194, \sim x[2]&y[11], t215, t216);
full add fa103( t197,t196, \sim x[3]\&y[11], t217, t218);
full add fa104( t199,t198,~x[4]&y[11], t219, t220);
full add fa105(t201,t200,\simx[5]&y[11], t221, t222);
full add fa106(t203,t202,~x[6]&y[11], t223,t224);
full add fa107(t205,t204,\simx[7]&y[11], t225, t226);
full add fa108(t207,t206,\simx[8]&y[11], t227, t228);
full add fa109(t209,t208,\simx[9]&y[11], t229, t230);
full add fa110(t210,x[11]&\simy[10],\simx[10]&y[11],t231,t232);
full add fa111(\sim x[11], \sim y[11], x[11] & y[11], t233, t234);
full add fa112(t211, x[11],y[11], p[11], t235);
full add fa113( t213,t212,t235, p[12], t236);
full add fa114( t215,t214,t236,p[13], t237);
full add fa115( t217,t216,t237,p[14], t238);
full add fa116( t219,t218,t238, p[15], t239);
full add fa117(t221,t220,t239, p[16], t240);
full add fa118(t223,t222,t240,p[17],t241);
full add fa119(t225,t224,t241,p[18], t242);
full add fa120(t227,t226,t242,p[19], t243);
full add fa121(t229,t228,t243,p[20], t244);
full add fa122(t231,t230,t244,p[21],t245);
full add fa123(t233,t232,t245,p[22],t246);
full add fa124(1,t234,t246,p[23],t247);
```

endmodule

```
TEST BENCH:-
module test;
wire signed [23:0] p;
reg signed [11:0] x,y;
baugh_wooley my_booth(.x(x),.y(y),.p(p));
initial
begin
$monitor($time," ",x," *",y," = ", p);
x = 12'b101000000000;
y = 12'b010000000000;
#10
x = 12'b110101001010;
y= 12'b101010101101;
#10
x= 12'b011100000000;
y= 12'b000000000000;
#10
x = 12'b1;
y=12'b1;
#10
x= 12'b1011111000000;
y = 12'b1101;
#10
x = 12'b101010100000;
y = 12'b100011000000;
#10
x=12'b110001;
```

y=12'b11100;

```
#10
x = 12'b1000;
y = 12'b10111111;
end
```

endmodule