

Virtual Impedance Loop for Droop-Controlled Single-Phase Parallel Inverters Using a Second-Order General-Integrator Scheme

José Matas, Miguel Castilla, Luis García de Vicuña, Jaume Miret, *Member, IEEE*, and Juan Carlos Vasquez

Abstract—This paper explores the impact of the output impedance on the active and reactive power flows between parallelized inverters operating with the droop method. In these systems, a virtual output impedance is usually added to the control loop of each inverter to improve the reactive power sharing, regardless of line-impedance unbalances and the sharing of nonlinear loads. The virtual impedance is usually implemented as the time derivative of the inverter output current, which makes the system highly sensitive to the output current noise and to nonlinear loads with high slew rate. To solve this, a second-order general-integrator (SOGI) scheme is proposed to implement the virtual impedance, which is less sensitive to the output current noise, avoids to perform the time derivative function, achieves better output-voltage total harmonic distortion, and enhances the sharing of nonlinear loads. Experimental results with two 2-kVA inverter systems under linear and nonlinear loads are provided to validate this approach.

Index Terms—Distributed generation (DG), droop control method, nonlinear loads, parallel inverters, second-order general integrators (SOGIs), virtual output impedance.

I. INTRODUCTION

ENERGY distribution in a system formed by several inverters operating in parallel can be performed today with different methods, either with or without communication between the power elements. In such systems, it is very important to minimize the circulating current that can flow among the power units in order to have equal load sharing and deliver high-quality power. Several control strategies have been adopted to achieve this goal, such as the concentrated control technique [1], the master-slave control method [2]–[4], the power-deviation control method [5], [6], the control area network communication [7], and the frequency and voltage droop method [8]–[13]. In these last parallel systems, the controller is only based on inverter

local-measured information, it does not rely on intercommunication signals between the inverters, and constitutes a truly distributed and redundant system.

In order to achieve good power sharing, the droop method makes tight adjustments over the output-voltage frequency and amplitude of the inverter, as a power-dependent function, to compensate the active and reactive power unbalances [12], [13]. However, the transient and steady-state behaviors of the droop method are highly dependent on the system mismatches, that can affect the inverter output impedance accuracy, and the line impedance of the wires used to perform the inverters connection [14], [15].

Usually, the line impedance and the output impedance of the inverters are considered to be mainly inductive, due to a large output-inductor value or by long distances between the units. However, this is not always true since the inverter output impedance also depends on the adopted inverter control strategy and on the system parameters [16]–[20]. Improved droop methods have been proposed and successfully applied to the case of inductive [19], [20], resistive [21], and complex impedances [22]. In these works, virtual inductive, resistive, and complex impedances are proposed to fix the output impedance of the inverter and to ensure power-sharing stability. In the case of virtual inductor, this impedance is implemented by drooping the output-voltage reference proportionally to the time derivative of the inverter output current. In addition, in [19] the proposed virtual inductor includes a soft start operation for grid connection and considers the time derivative of higher harmonics to reduce and share current distortion among the inverters of a microgrid. As a consequence, the inverter can be affected by the output-current inherent noise and distorted by any kind of nonlinear load with a strong slew rate. For this reason, a low-pass filter (LPF) is normally used in conjunction with the virtual inductor to limit the amount of distortion introduced into the system.

The second-order general integrator (SOGI) algorithm is normally used, in cooperation with a Frequency Locked Loop (FLL), for grid voltage and frequency synchronization, due to its effectiveness when the grid is unbalanced and distorted. Additionally, it is easy to implement and it can filter the input signal without delay due to its natural resonance at the fundamental frequency [23]–[29]. The SOGI algorithm is essentially an effective way to provide an orthogonal signal system that it is insensitive to the input signal noise.

In this paper, the SOGI scheme is proposed to reduce the distortion that nonlinear loads produce on a paralleled system

Manuscript received June 30, 2010; revised September 3, 2010; accepted September 3, 2010. Date of publication September 30, 2010; date of current version February 4, 2011. This work was supported by the Spanish Ministry of Science and Technology under Grant ENE2009-13998-C02-01. Recommended for publication by Associate Editor J. M. Guerrero.

J. Matas, M. Castilla, L. García de Vicuña, and J. Miret are with the Department of Electronic Engineering, Technical University of Catalonia, Vilanova i la Geltrú, Barcelona 08800, Spain (e-mail: matas@eel.upc.edu; mcastilla@eel.upc.edu; vicuna@eel.upc.edu; jmiret@eel.upc.edu).

J. C. Vasquez is with the Universidad Autónoma de Manizales, Caldas, Columbia, and also with the Department of Automatic Control Systems and Computer Engineering, Technical University of Catalonia, Vilanova i la Geltrú, Barcelona 08036, Spain (e-mail: juan.carlos.vasquez@upc.edu).

Digital Object Identifier 10.1109/TPEL.2010.2082003




Fig. 1. DG units connected in parallel to a common ac bus.

due to the virtual-inductor impedance implementation. To perform this, an analysis of the SOGI algorithm applied to linear and nonlinear loads is presented that leads to a new scheme design for the virtual impedance implementation using the SOGI algorithm. This virtual impedance can be resistive, inductive, or complex. This scheme has the property that it only operates with the fundamental component of the output current and it is not sensitive to noise, therefore, it reduces the amount of distortion produced by nonlinear loads in the inverter output voltage. Moreover, the virtual inductance implementation avoids the time derivative operation of the output current, which reduces the computational time charge of the algorithm. Experimental results are provided for a system formed by two 2-kVA inverters in parallel using a virtual-inductor impedance. The obtained results show that the SOGI virtual impedance approach achieves less distortion on the output voltage, so better THD is achieved for the proposed system.

This paper is organized as follows. In Section II, the droop-method scheme with virtual impedance is briefly reviewed. The effect of linear and nonlinear loads on a virtual-inductor impedance is examined. Section III explains the SOGI-filter structure, describes its orthogonal characteristics in detail, and depicts its time responses to linear and nonlinear loads. In this section, an SOGI alternative structure for virtual impedance that can be resistive, inductive, or complex, and its benefits over the classical approach is presented. In Section IV, experimental results of two 2-kVA paralleled inverters with virtual-inductor impedance are presented. This section shows the effect of the SOGI virtual impedance on the system, and how the SOGI approach reduces the distortion in the system output voltage, achieving better THD in the case of nonlinear loads. Section V is devoted to the conclusion.

II. REVIEW OF DROOP CONTROL AND VIRTUAL IMPEDANCE CONCEPTS

Fig. 1 shows a distributed generation (DG) system made up of different kind of resources, such as solar panels, fuel cells, and speed wind turbines. Every resource needs an electric power interface to transfer energy to the common bus, and can be modeled as an inverter connected to the common bus through decoupling impedance, as shown in Fig. 2.




Fig. 2. Equivalent circuit of an inverter connected to a common bus.

From Fig. 2, the expression of the output current is

$$I = \frac{E\angle\phi - U\angle 0}{Z\angle\theta} = \frac{E}{Z}\angle(\phi - \theta) - \frac{U}{Z}\angle(-\theta) \quad (1)$$

where $E\angle\phi$ is the inverter open circuit voltage, I is the inverter output current, $U\angle 0$ is the common bus voltage, and $Z\angle\theta = R + jX$ is the inverter to the common bus impedance, which considers the inverter output impedance and the line impedance of the connection wires. The apparent power injected by an inverter to the ac common bus is

$$S = P + jQ \quad (2)$$

where P is the active power, and Q is the reactive power. By using (1) and (2), the active and reactive powers can be deduced as follows:

$$P = \frac{U}{Z} [(E \cos \phi - U) \cos \theta + E \sin \theta \sin \phi] \quad (3)$$

$$Q = \frac{U}{Z} [(E \cos \phi - U) \sin \theta - E \cos \theta \sin \phi]. \quad (4)$$

These expressions can be simplified if we consider that the phase difference ϕ between the inverters output voltages and the common bus voltage are very small, which is true because the inverters are first accurately synchronized to the common bus voltage before the connection to the bus. Therefore, considering ϕ to be very small, (3) and (4) can be simplified to

$$P \cong \frac{U}{Z} [(E - U) \cos \theta + E \phi \sin \theta] \quad (5)$$

$$Q \cong \frac{U}{Z} [(E - U) \sin \theta - E \phi \cos \theta]. \quad (6)$$

With these last terms, it can be seen that P and Q depend simultaneously on the difference between the inverter output voltage and the common bus voltage ($E - U$), and on the system impedance angle θ [22]. The active and reactive powers can then be particularized to three kinds of possible system impedances: mainly inductive, mainly resistive, and complex impedance. For DG systems, where the impedance is usually mainly inductive, $X \gg R$ and $Z\angle\theta \cong X\angle 90^\circ$, (5) and (6) can be further simplified to

$$P \cong \frac{UE\phi}{X} \quad (7)$$

$$Q \cong \frac{U(E - U)}{X} \quad (8)$$

where X is the output reactance of an inverter. In these relations, it can be seen that the inverter amplitude appears in both, (7) and (8), but the angle ϕ appears only in (7). Hence, the angle ϕ and




Fig. 3. Block diagram of the droop method with virtual output impedance.

the voltage difference between the inverter and the common bus $E - U$, are used to regulate the amount of active and reactive powers injected to the system, respectively. Consequently, most of the wireless controllers used in parallel inverters employ the conventional droop method, which introduces the following droops in the amplitude E and frequency ω of the inverter output voltage

$$\omega = \omega^* - mP \quad (9)$$

$$E = E^* - nQ \quad (10)$$

ω^* and E^* being the nominal frequency and amplitude output voltage at no load, and m and n the frequency and amplitude droop coefficients, respectively.

It is well known that if droop coefficients are increased, then good power sharing is achieved at the expense of degrading the voltage regulation [16], which can be acceptable if, for instance, the frequency and amplitude deviations are mostly at 2% and 5%, respectively [30]. The inherent trade-off of this scheme restricts the mentioned coefficients, which can be a serious limitation in terms of transient response, power-sharing accuracy, and system stability [21].

On the other hand, to carry out the droop functions expressed at (9) and (10), it is necessary to calculate the average value over one line cycle of the instantaneous active and reactive output powers. This is usually done by the means of LPFs with a cut-off frequency lower than the bandwidth of the closed-loop inverter. Therefore, the power calculation filters and droop coefficients determine, to a large extent, the stability and dynamics of the DG system [21].

In order to increase the stability of the system, reduce the impact of circulating currents, and to share linear and nonlinear loads, some approaches introduce a virtual impedance into the system by an additional control loop [11], [20], [21], of the form

$$v_{\text{ref}} = v_{\text{droop}} - z_v(s)i_o \quad (11)$$

where v_{droop} is the voltage reference delivered by the droop method and $z_v(s)$ is the virtual output impedance. Fig. 3 shows the block diagram of the system control by the droop method and with the virtual impedance.

In [20], a virtual inductive output impedance ($z_v(s) = sL_v$, where L_v is the inductor value and s is the Laplace operator) is implemented by drooping the reference output voltage proportionally to the time derivative of the inverter output current. This loop increases the total inverter output inductive impedance, increasing thus the impedance between the inverter and the com-




Fig. 4. Output response of the virtual inductor of (12) for different LPF cut-off frequencies: dI_o (150) and dI_o (300) for 150 and 300 Hz, cut-off frequencies, respectively; dI_o is the response without LPF. Upper plots: Responses to a linear current of 6 A. Bottom plots: Responses to a thyristor-type nonlinear current of 6 A.

mon bus line, and reducing the circulating current in the system. However, the virtual impedance is implemented by the time derivative of the inverter output current that can amplify the noise that is normally present in this current. As a result, a LPF is introduced into this loop to avoid the introduction of excessive noise into the system. This approach works well for linear loads, and also, for nonlinear loads with smooth current waveforms. However, the virtual-inductor value should be small in the case of nonlinear loads with a high slew rate, or a sharp current waveform, to prevent the system to be affected by excessive distortion. This effect can be noticed in Fig. 4 that shows the time response of the following virtual-inductor impedance

$$z_v(s) = sL_v \frac{\omega_C}{s + \omega_C} \quad (12)$$

where, ω_C is the LPF cut-off frequency. Fig. 4 shows the output response of (12) to linear and nonlinear currents considering different cut-off frequencies and for a virtual inductor of 10 mH. In the upper plots, it is shown the linear input current as I_o , the output response without LPF as dI_o , and the output responses with LPF and cut-off frequencies of 150 and 300 Hz, as $dI_o(150)$ and $dI_o(300)$, respectively. In the bottom plots are shown, in the same way, the output responses for a thyristor-type nonlinear input current. As it can be seen, for linear currents, it is desirable to have higher cut-off frequencies in order to achieve an output behavior with less delay as possible, but this fact would lead to an increase of the harmonic content of the system. On the other hand, for a nonlinear current, a higher cut-off frequency produces higher output spikes that can generate strong output-voltage distortions, because the output impedance response is directly related to the inverter voltage reference, see Fig. 3.

III. PROPOSED VIRTUAL OUTPUT IMPEDANCE BASED ON THE SOGI ALGORITHM

The SOGI scheme is based on a frequency-adjustable resonator, which can be implemented by two cascaded integrators working in a closed loop [21], see Fig. 5. This structure is usually used with an FLL algorithm for grid characterization to





Fig. 5. Block diagram of SOGI structure.

Fig. 6. Bode plot of $H_d(s)$ and $H_q(s)$ transfer functions.

provide precise grid magnitude and phasors in three-phase systems [26]–[28]. In addition, it can be easily implemented and has the advantages of fast and accurate signal-tracking capabilities with good rejection to the input signal noise.

As shown in Fig. 5, it requires a signal v and a frequency value ω as inputs, and generates two orthogonal sine waves as outputs (v_d and v_q), which have the same magnitude as the input v , but with a phase shift of 90° with respect to each other. Furthermore, the output v_d is in phase with the fundamental component of the input signal v . The SOGI closed-loop transfer functions are



$$H_d(s) = \frac{v_d(s)}{v(s)} = \frac{k\omega s}{s^2 + k\omega s + \omega^2} \quad (13)$$

$$H_q(s) = \frac{v_q(s)}{v(s)} = \frac{k\omega^2}{s^2 + k\omega s + \omega^2} \quad (14)$$

where k is the gain of the closed-loop system. The Bode diagrams of these transfer functions are represented in Fig. 6 for $\omega = 2\pi 50$ rad/s and $k = 1$. From this figure, it can be seen that $H_d(s)$ behaves as a bandpass filter, with a bandwidth determined by k , while $H_q(s)$ behaves as a LPF.

The SOGI bandpass behavior is more selective for lower values of k . On the other hand, in Fig. 7, it can be seen that the value of k also determines the transient response of the filter: a lower value of k implies long transient responses, while a higher value of k implies short transient responses.

Fig. 8 shows the SOGI time response to a linear current with a peak value of 6 A and distorted by high-frequency noise. It is clear that the v_d and v_q outputs are unaffected by the

Fig. 7. Step response of the close-loop transfer function (H_d) for different values of k .Fig. 8. SOGI time response for a linear input current of 6 A with noise and for $k = 1$.

input noise, v_d is in phase with the input, and v_q is 90° lagged respect to v_d . Likewise, Fig 9 shows the SOGI time response to a nonlinear load for $k = 1$ and $k = 0.1$, respectively. It is obvious that the transient response is shorter for $k = 1$ than for $k = 0.1$. However, it is important to note that, for $k = 1$, the v_d output is not a pure sinusoid due the bandwidth of $H_d(s)$. This output is distorted by the nonlinear input current waveform, meanwhile v_q is nearly sinusoidal and less distorted than v_d . On the other hand, it is clear that the SOGI v_d output, for $k = 1$, has a fast transient response, but it cannot be used to perform an inductive virtual impedance, because is not quite the fundamental component of the input current and a time derivative of it is going to amplify the v_d signal harmonics. For this reason and to operate only with the fundamental component, it is necessary to use lower k values, like $k = 0.1$, or $k = 0.35$, but at the expense of longer dynamic responses, see Fig. 9.

Another approach can be adopted to implement a virtual inductor ($z_v(s) = sL_v$) taking the benefits of the SOGI orthogonal features. Looking to Fig. 9, for $k = 0.1$, it can be seen that the v_q signal, plotted with a dashed line, is nearly sinusoidal and 90° lagged respect of v_d . Note that this behavior is because v_q is obtained through an integrator in the block scheme of Fig. 5 ($v_q(s)/v_d(s) = \omega/s$). Thus, assuming that the output v_d is going to be the fundamental component of the input v , we can state




Fig. 9. SOGI time response for a nonlinear input current of 6 A and for $k = 1$ and for $k = 0.1$.




Fig. 10. Virtual impedance implementation by SOGI approach that can be inductive, resistive, or complex.

that

$$v_d(t) = A \sin(\omega t) \quad (15)$$

$$v_q(t) = -A \cos(\omega t) \quad (16)$$

where A and ω are the amplitude and frequency of the input signal, respectively. Considering (15), the virtual impedance is

$$z_v(t) = L_v \frac{dv_d(t)}{dt} = \omega L_v A \cos(\omega t). \quad (17)$$

Then, using (16) and (17), the virtual impedance can be obtained by simply multiplying v_q by $-\omega$ and by the inductance desired value, i.e.,

$$z_v(t) = -\omega L_v v_q(t) \quad (18)$$

Now, by using v_q instead of v_d , we avoid to perform the time derivative of (17). Moreover, its realization by using v_q is less affected by input harmonics, as it is shown in Fig. 9, for $k = 1$ and 0.1 , than using v_d .

In the same way, if a virtual resistor is needed, in the case of systems with only resistive lines, it can be simply implemented by using the SOGI v_d output as follows:

$$z_v(t) = R_v v_d(t) \quad (19)$$

where R_v is the virtual resistor value. Fig. 10 depicts the final block diagram of the virtual impedance with the SOGI-filter approach that can be inductive, resistive, or complex. Take into account that in this proposed SOGI scheme the frequency input corresponds to the frequency delivered by the droop method in (9).

IV. EFFECTS OF THE VIRTUAL IMPEDANCE IN A PARALLEL INVERTER'S SYSTEM

In a parallel system, it is interesting to increase the inverter output impedance in order to achieve less circulating current between the inverters, which it is usually done by adding a virtual impedance into the system as an additional control loop, see Fig. 3. This loop usually consists of a virtual inductor implemented by a time derivative of the output current and an LPF. This section shows the limitations of this approach and proposes a new implementation for the virtual impedance with the SOGI algorithm. With this new approach, the increase in the inverter impedance is achieved only around the frequency of operation of the droop method (around 50 Hz). Thus, the virtual impedance effects are also constrained around this frequency achieving, at the end, less distortion, so better THD, on the output voltage of the line bus shared by the inverters.

Fig. 11 illustrates the block diagram of the controller used to regulate the inverters in a paralleled system sharing a common load. The controller includes an output-voltage loop and a current compensation loop that ensures good steady state and dynamic performance [22]. In this figure, k_p and k_i are the proportional and integral coefficients of a PI control voltage loop, k_c is a current loop gain, VDC is the inverter DC bus voltage, H is the amplitude of the inverter pulse width modulation (PWM), $k_{PWM} = 1/H$ is the PWM gain, L is the inductance of the output filter, r is the inductor parasitic resistance, C is the capacitance of the output filter, and Z_{Load} is the inverter load.

The dynamic behavior of the closed-loop output voltage is obtained from the control block diagram in Fig. 11 as follows:

$$v_o(s) = \frac{k_c(k_p s + k_i)}{LCs^3 + C(r + k_c)s^2 + k_p k_c s + k_i k_c} v_{ref}(s) - \frac{Ls^2 + rs}{LCs^3 + C(r + k_c)s^2 + k_p k_c s + k_i k_c} i_o(s) \quad (20)$$

From (20), it can be seen that the inverter can be modeled as a two-terminal Thevenin equivalent circuit, [20]–[22], of the form

$$v_o(s) = g(s)v_{ref}(s) - z_o(s)i_o(s) \quad (21)$$

where $g(s)$ is the inverter reference-to-output-voltage transfer function, and $z_o(s)$ is the closed-loop output impedance transfer function. Looking at (21) it is clear that the output impedance of the closed-loop inverter affects the power-sharing accuracy and also determines the droop-control strategy [20]. To impose a desired output impedance, the output-voltage reference can be drooped as a function of the output current by

$$v_{ref}(s) = v_{droop}(s) - z_v(s)i_o(s) \quad (22)$$

where v_{droop} is the inverter voltage reference delivered by the droop method, see Fig. 3. With (22), the inverter output impedance can be fixed in terms of magnitude and phase to ensure a proper behavior in the paralleled system. Introducing (22) into (21), the closed-loop dynamic behavior of the inverter can be reformulated as follows:

$$v_o(s) = g(s)v_{droop}(s) - [z_o(s) + g(s)z_v(s)]i_o(s) \quad (23)$$




Fig. 14. Experimental results of the parallel inverters with the droop method and using a SOGI virtual inductor of 4 mH: (a) A linear load is connected and disconnected. Top and bottom: inverter's current. Middle: circulating current. (X-axis: top 500 ms/div, bottom: 10 ms/div; Y-axis: 2 A/div). (b) A rectifier-type nonlinear load. Top and middle: inverter's current. Bottom: circulating current. (X-axis: top 50 ms/div, bottom: 5 ms/div; Y-axis: 2 A/div).




Fig. 15. Experimental results of two parallel inverters with droop method and using the LPF classical approach with $L_v = 4$ mH and 300 Hz cut-off frequency, and FFT analysis of the output voltage: (a) Output voltage and output current when sharing a rectifier-type nonlinear load ($\text{THD}(v_o) = 9.33\%$). (b) Output voltage and output current when sharing a thyristor-type nonlinear load ($\text{THD}(v_o) = 7.74\%$). (X-axis: top 200 ms/div, middle: 10 ms/div, bottom: 50 Hz/div; Y-axis: 100 V/div, 5 A/div, bottom: 30 dBV/div).

TMS320F2811 DSP, fixed-point digital signal processor (DSP) from Texas Instruments. The gain k of the SOGI filter has been chosen to 0.35 has a compromise between the time response and the bandwidth of the filter. Lower values of k achieve small improvements on the output voltage THD at expenses of much larger transient responses to step changes in the shared load.

Fig. 14 shows the experimental results of two inverters paralleled with the droop method and using the SOGI virtual inductor

proposed in (18). Fig. 14(a) shows the current of each inverter and the circulating current when the system shares a linear load. Fig. 14(b) shows the same kind of results for a shared rectifier-type nonlinear load with a crest factor of 2.6. Note that the linear and the rectifier-type loads are properly shared between two inverters, given that the circulating current is small.

The SOGI virtual impedance approach achieves less distortion on the output voltage than the classical LPF virtual

$$z_{ov}(s) = \frac{Ls^3 + (\omega L + r + \omega L_v k_p k_c)s^2 + (\omega r + \omega L_v k_i k_c)s}{LCs^4 + C(\omega L + r + k_c)s^3 + (k_p k_c + \omega C(r + k_c))s^2 + k_c(k_i + \omega k_p)s + \omega k_i k_c} \quad (24)$$

$$\begin{aligned} z_{vo}(s) &= \frac{Ls^4 + (r + \omega k(L + L_v k_p k_c))s^3 + (k\omega r + \omega^2 L + L_v k\omega k_i)s^2 + \omega^2 r s}{LCs^5 + C(k\omega L + r + k_c)s^4 + (k_p k_c + \omega C(\omega L + k(r + k_c)))s^3 + (k_c(k\omega k_p + k_i) + \omega^2 C(r + k_c))s^2 + k_c\omega(kk_i + \omega k_p)s + \omega^2 k_i k_c} \end{aligned} \quad (25)$$




Fig. 16. Experimental results of two parallel inverters with droop method and using the SOGI proposed approach with $L_v = 4$ mH, and FFT analysis of the output voltage: (a) Output voltage and output current when sharing a rectifier-type nonlinear load ($\text{THD}(v_o) = 3.1\%$). (b) Output voltage and output current when sharing a thyristor-type nonlinear load ($\text{THD}(v_o) = 2.54\%$). (X-axis: top 200 ms/div, middle: 10 ms/div, bottom: 50 Hz/div; Y-axis: 100 V/div, 5 A/div, bottom: 30 dBV/div).

TABLE II
OUTPUT-VOLTAGE HARMONICS AND $\text{THD}(v_o)$.

Virtual impedance approach	Nonlinear load type	3 rd dB	5 th dB	7 th dB	9 th dB	$\text{THD}(v_o)$
$L_v=4$ mH with LPF	rectifier-type	-25.43	-24.02	-27.55	-35.35	9.33%
$L_v=4$ mH with SOGI	rectifier-type	-35.49	-33.82	-36.68	-42.59	3.1%
$L_v=4$ mH with LPF	thyristor-type	-24.31	-31.87	-28.28	-32.89	7.74%
$L_v=4$ mH with SOGI	thyristor-type	-34.99	-44.57	-36.34	-40.78	2.24%

impedance approach. Experimental results have been obtained to corroborate this statement. Fig. 15(a) and (b) shows the experimental results for the parallel system sharing rectifier-type and thyristor-type nonlinear loads, both obtained with the classical virtual-inductor approach, respectively. In these figures, a fast Fourier transform (FFT) is illustrated to see the output-voltage harmonic content achieved in each case. The experimental results shown in Fig. 16 were obtained for the SOGI virtual-inductor approach with the same nonlinear loads. From Figs. 15 and 16, it can be clearly seen that the SOGI virtual-inductor approach achieves less distortion, so better THD, on the system output voltage. The THD of Fig. 15(a) and (b) are 9.33% and 7.44%, respectively, while of Fig. 16(a) and (b) is reduced to 3.1% and 2.54%, respectively. This proves that the proposed SOGI virtual impedance approach achieves better THD, distorting less the output voltage of the paralleled system when sharing nonlinear loads, because it operates mainly with the fundamental components of the inverter output currents. Table II shows the harmonic content of the output voltage till the ninth harmonic and the total achieved THD. These values are given in decibels and referred to the first harmonic value.

The SOGI-filter approach adopted in this paper attenuates the distortion that certain types of nonlinear loads produce in the system due to the time derivative action usually used to perform a virtual inductance. This work, however, can be improved by adding a series of SOGI filters in the higher harmonics component of the output current that would help to distribute the load distortion properly among inverters. The effect and improvements of this series of SOGI filters on the system is going to be explored by Authors in the future. The proper current distribution between several inverters inside a microgrid and the

sharing of harmonics produced by nonlinear loads should also be investigated to ensure the stability of the whole system.

VI. CONCLUSION

This paper presented a novel virtual impedance implementation with a SOGI algorithm to be used in a parallel inverter system with no intercommunication signals. The proposed SOGI virtual impedance approach has been applied and validated in a parallel system formed by two UPS inverters of 2 kVA. The virtual impedance impact in the system performance has been analyzed. The obtained experimental results show how this approach achieves less output-voltage distortion than the conventional virtual impedance approach when operating with nonlinear loads, since the SOGI approach operates mainly with the fundamental component of the inverter output current. With this controller, the parallel inverters are capable to deliver high-quality power even in presence of nonlinear loads with high slew rates like a rectifier-type and thyristor-type loads. The presented controller provides good steady-state performance and fast transient response when sharing common loads. The paper, finally, proposes future lines of research to improve the results and the system stability.

REFERENCES

- [1] M. C. Chandorkar, D. M. Divan, and R. Adapa, "Control of parallel connected inverters in standalone ac supply systems," *IEEE Trans. Ind. Appl.*, vol. 29, no. 1, pp. 136–143, Jan./Feb. 1993.
- [2] J. Holtz and K.-H. Werner, "Multi-inverter UPS system with redundant load sharing control," *IEEE Trans. Ind. Electron.*, vol. 37, no. 6, pp. 506–513, Dec. 1990.
- [3] J.-F. Chen and C.-L. Chu, "Combination voltage controlled and current-controlled PWM inverters for ups parallel operation," *IEEE Trans. Power Electron.*, vol. 10, no. 5, pp. 547–558, Sep. 1995.

- [4] H. V. D. Broeck and U. Boeke, "A simple method for parallel operation of inverters," in *Proc. IEEE Int. Telecommun. Energy Conf. (INTELEC)* '1998, pp. 143–150.
- [5] T. Kawabata and S. Higashino, "Parallel operation of voltage source inverters," *IEEE Trans. Ind. Appl.*, vol. 24, no. 2, pp. 281–287, Mar./Apr. 1988.
- [6] H. Hanaoka, "Development of a novel parallel redundant UPS," in *Proc. IEEE Int. Telecommun. Energy Conf. (INTELEC)* '2003, pp. 493–498.
- [7] C.-L. Chen, Y. Wang, J.-S. Lai, Y.-S. Lee, and D. Martin, "Design of parallel inverters for smooth mode transfer microgrid applications," *IEEE Trans. Power Electron.*, vol. 25, no. 1, pp. 6–15, Jan. 2010.
- [8] M. C. Chandorkar, D. M. Divan, Y. Hu, and B. Banerjee, "Novel architecture and control for distributed UPS systems," in *Proc. IEEE Appl. Power Electron. Conf. (APEC)* '1994, pp. 683–689.
- [9] M. Arias, D. G. Lamar, M. Rodriguez, M. Hernando, and A. Fernandez, "Simple droop voltage control system for parallel operation of UPS," in *Proc. IEEE Appl. Power Electron. Conf. (APEC)* '2008, pp. 1946–1951.
- [10] W. Yao, M. Chen, J. Chen, and Z. Qian, "An improved multiple-loop controller for parallel operation of single-phase inverters with no control interconnections," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)* '2007, pp. 448–452.
- [11] J. M. Guerrero, J. Matas, L. G. de Vicuña, M. Castilla, and J. Miret, "Wireless-control strategy for parallel operation of distributed generation inverters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1461–1470, Oct. 2006.
- [12] J.-W. Kim, H.-S. Choi, and B. H. Cho, "A novel droop method for converter parallel operation," *IEEE Trans. Power Electron.*, vol. 17, no. 1, pp. 25–32, Jan. 2002.
- [13] A. R. Bergen, *Power Systems Analysis*. Englewood Cliffs, NJ: Prentice-Hall, 1986.
- [14] A. Tuladhar, T. H. J. Unger, and K. Mauch, "Control of parallel inverters in distributed ac power systems with consideration of line impedance," *IEEE Trans. Ind. Appl.*, vol. 36, no. 1, pp. 131–138, Jan./Feb. 2000.
- [15] T.-P. Chen, "Dual-modulator compensation technique for parallel inverters using space-vector modulation," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3004–3012, Aug. 2009.
- [16] U. Borup, F. Blaabjerg, and P. N. Enjeti, "Sharing of nonlinear load in parallel-connected three-phase converters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 6, pp. 1817–1823, Nov./Dec. 2001.
- [17] S. J. Chiang and J. M. Chang, "Parallel control of the UPS inverters with frequency-dependent droop scheme," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)* '2001, pp. 957–961.
- [18] Y. W. Li and C.-N. Kao, "An accurate power control strategy for power-electronics-interfaced distributed generation units operating in a low-voltage multibus microgrid," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2977–2988, Dec. 2009.
- [19] J. M. Guerrero, J. C. Vasquez, J. Matas, M. Castilla, and L. G. de Vicuña, "Control strategy for flexible microgrid based on parallel line-interactive UPS systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 3, pp. 726–736, Mar. 2009.
- [20] J. M. Guerrero, L. G. de Vicuña, J. Matas, M. Castilla, and J. Miret, "Output impedance design for parallel-connected UPS inverters with wireless load-sharing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1126–1135, Aug. 2005.
- [21] J. M. Guerrero, J. Matas, L. G. de Vicuña, M. Castilla, and J. Miret, "Decentralized control for parallel operation of distributed generation inverters using resistive output impedance," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 994–1004, Apr. 2007.
- [22] W. Yao, M. Chen, J. Matas, J. M. Guerrero, and Z. Qian, "Design and analysis of the droop control method for parallel inverters considering the impact of the complex impedance on the power sharing," *IEEE Trans. Ind. Electron.*, 2010, to be published.
- [23] X. Yuan, W. Merk, H. Stemmler, and J. Allmeling, "Stationary-frame generalized integrators for current control of active power filters with zero steady-state error for current harmonics of concern under unbalanced and distorted operating conditions," *IEEE Trans. Ind. Appl.*, vol. 38, no. 2, pp. 523–532, Mar./Apr. 2002.
- [24] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase PLL structure based on second order generalized integrator," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)* '2006, pp. 1511–1516.
- [25] M. Gao, B. Li, M. Chen, W. Yao, and Z. Qian, "Analysis and implementation of a PLL structure for single-phase grid-connected inverter system," in *Proc. Int. Power Electron. Motion Control Conf. (IPEMC)* '2009, May 2009, pp. 716–719.
- [26] G. Fedele, C. Picardi, and D. Sgro, "A power electrical signal tracking strategy based on the modulating functions method," *IEEE Trans. Ind. Electron.*, vol. 56, no. 10, pp. 4079–4087, Oct. 2009.
- [27] M. Ciobotaru, V. G. Agelidis, R. Teodorescu, and F. Blaabjerg, "Accurate and less-disturbing active antiislanding method based on PLL for grid-connected converters," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1576–1584, Jun. 2010.
- [28] P. Rodriguez, A. Luna, I. Candela, R. Rosas, R. Teodorescu, and F. Blaabjerg, "Multi-resonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions," *IEEE Trans. Ind. Electron.*, 2010, to be published.
- [29] D. Yazdani, A. Bakhshai, and P. K. Jain, "A three-phase adaptive notch filter-based approach to harmonic/reactive current extraction and harmonic decomposition," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 914–923, Apr. 2010.
- [30] J. M. Guerrero, L. G. de Vicuña, J. Matas, M. Castilla, and J. Miret, "A wireless controller to enhance dynamic performance of parallel inverters in distributed generation systems," *IEEE Trans. Ind. Electron.*, vol. 19, no. 5, pp. 1205–1213, Sep. 2004.



José Matas received the B.S., M.S., and Ph.D. degrees in telecommunications engineering from the Technical University of Catalonia, Barcelona, Spain, in 1988, 1996, and 2003, respectively.

From 1988 to 1990, he was an Engineer of a consumer electronics company. Since 1990, he has been an Associate Professor in the Department of Electronic Engineering, Technical University of Catalonia. His research interests include power-factor-correction circuits, active power filters, uninterruptible power systems, distributed power systems,

nonlinear control, and renewable energy systems.



Miguel Castilla received the M.S. and Ph.D. degrees in telecommunications engineering from the Technical University of Catalonia, Barcelona, Spain, in 1995 and 1998, respectively.

Since 2002, he has been an Associate Professor in the Department of Electronic Engineering, Technical University of Catalonia, where he teaches analog circuits and power electronics. His research interests include modeling, simulation, and control of dc-to-dc power converters, high-power-factor rectifiers, and dc-to-ac converters.



Luis García de Vicuña received the M.S. and Ph.D. degrees in telecommunications engineering from the Technical University of Catalonia, Barcelona, Spain, in 1980 and 1990, respectively, and the Dr.Sci. degree from the Université Paul Sabatier, Toulouse, France, in 1992.

From 1980 to 1982, he was an Engineer with a control applications company. He is currently an Associate Professor in the Department of Electronic Engineering, Technical University of Catalonia, where he teaches power electronics. His research interests include power electronics modeling, simulation and control, active power filtering, and high-power-factor ac–dc conversion.



Jaume Miret (M'98) received the B.S. degree in telecommunications, the M.S. degree in electronics, and the Ph.D. degree in electronics from the Technical University of Catalonia, Barcelona, Spain, in 1992, 1999, and 2005, respectively.

Since 1993, he has been an Assistant Professor in the Department of Electronic Engineering, Technical University of Catalonia, where he teaches courses on digital design and circuit theory. His research interests include dc-to-ac converters, active power filters, and digital control.



Juan Carlos Vasquez received the B.S. degree in electronics engineering from the Universidad Autonoma de Manizales, Colombia, in 2004, and the Ph.D degree from the Department of Automatic Control Systems and Computer Engineering, Technical University of Catalonia, Barcelona, Spain, in 2009.

He is currently an Assistant Professor in the Universidad Autonoma de Manizales, where he is engaged in teaching courses on digital circuits, servo systems, and flexible manufacturing systems. He is also with Department of Automatic Control Systems and Computer Engineering, Technical University of Catalonia, where he is engaged in courses on renewable energy systems. His research interests include modeling, simulation, and power management applied to the distributed generation in microgrids.