

DIGITAL LOGIC AND MICROPROCESSOR

Registration Number: 18BIT0272

Name: PRIYAL BHARDWAJ

Slot: L7+L8

Experiment Name: Verification of Characteristic Table of Flip-flops

Q.1

JK Flip-Flop


Characteristic Table:


J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Expression:

$$Q_{n+1} = JQ_n' + K'Q_n$$

Multi Sim Circuit Diagram:





D Flip-Flop


Characteristic Table:


D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Expression:

$$Q_{n+1} = D$$

Multi Sim Circuit Diagram:





T Flip-Flop


Characteristic Table:


T	Q _n	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Expression:

$$Q_{n+1} = D$$

Multi Sim Circuit Diagram:





SR Flip-Flop


Characteristic Table:


S	R	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Invalid
1	1	1	Invalid

Expression:

$$Q_{n+1} = S + R'Q_n$$

Multi Sim Circuit Diagram:





Q.2

Experiment Name: Design a T flip flop using JK Flip flop

Characteristic Table:

T	Q _n	Q _{n+1}	J	K
0	0	0	0	X
0	1	0	X	0
1	0	1	1	X
1	1	1	X	1

K-Map & Expression:

J:

	Q	Q'
T	0	X
T'	1	X


$$J = T$$

K:

	Q	Q'
T	X	0
T'	X	1

$$K = T$$

Multi Sim Circuit Diagram:



Q.3(a)

Experiment Name: Design a sequential circuit using D Flip flop

Expressions:

$$D_A = XA + XB$$



$$D_b = X'B'$$

$$Z = (A+B) X$$

Characteristic Table:

PRESENT STATE		INPUT	FLIP-FLOP INPUT		NEXT STATE		OUTPUT
A	B	X	Da	Db	An+1	Bn+1	Z
0	0	0	0	1	0	0	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	1	1	0	0
1	0	1	1	0	1	0	1
1	1	0	0	0	1	1	0
1	1	1	1	0	1	1	1

Multi Sim Circuit Diagram:



Q.3(b)

Experiment Name: Design a sequential circuit using JK Flip flop

Expressions:

$$J_A = XY + A'B'$$

$$K_A = X'Y'$$

$$J_B = X+Y$$


$$K_B = X'$$


$$Z = A'B'$$

State Table:

PRESENT STATE		INPUT		FLIP-FLOP INPUT				NEXT STATE		OUTPUT
A	B	X	Y	Ja	Ka	Jb	Kb	An+1	Bn+1	Z
0	0	0	0	0	1	0	1	0	0	1
0	0	0	1	0	0	1	1	0	1	1
0	0	1	0	0	0	1	0	0	1	1
0	0	1	1	1	0	1	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0
0	1	0	1	0	0	1	1	0	0	0
0	1	1	0	0	0	1	0	0	1	0
0	1	1	1	1	0	1	0	1	1	0
1	0	0	0	0	1	0	1	0	0	0
1	0	0	1	0	0	1	1	1	1	0
1	0	1	0	0	0	1	0	1	1	0
1	0	1	1	1	0	1	0	1	1	0
1	1	0	0	1	1	0	1	0	0	0
1	1	0	1	1	0	1	1	1	0	0
1	1	1	0	1	0	1	0	1	1	0
1	1	1	1	1	0	1	0	1	1	0


Multi Sim Circuit Diagram:





Q.4 [NOTE: $X \rightarrow$ Don't Care]

Experiment Name: Design a sequential circuit for the following using T Flip flop.



State Table:

PRESENT STATE			INPUT	FLIP-FLOP INPUT			NEXT STATE			OUTPUT
A	B	C	X	Ta	Tb	Tc	An+1	Bn+1	Cn+1	Z
0	0	0	0	0	1	1	0	1	1	0
0	0	0	1	1	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	1	1	1	0	1	1	0	0	1
0	1	0	0	0	0	0	0	1	0	0
0	1	0	1	0	1	0	0	0	0	1
0	1	1	0	0	1	0	0	0	1	0
0	1	1	1	0	0	1	0	1	0	1
1	0	0	0	1	1	0	0	1	0	0
1	0	0	1	1	1	1	0	1	1	0
1	0	1	0	X	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X	X
1	1	0	0	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X

K-Map & Expressions:

Ta:					Tb:				
	C'X'	C'X	CX	CX'		C'X'	C'X	CX	CX'
A'B'	0	1	1	0	A'B'	1	0	0	0
A'B	0	0	0	0	A'B	0	1	0	1
AB	X	X	X	X	AB	X	X	X	X
AB'	1	1	X	X	AB'	1	1	X	X

$$T_a = A + B'X$$


$$T_b = A + B'C'X' + BC'X + BCX'$$

Tc:					Z:				
	C'X'	C'X	CX	CX'		C'X'	C'X	CX	CX'
A'B'	1	0	1	0	A'B'	0	1	1	0
A'B	0	0	1	0	A'B	0	1	1	0
AB	X	X	X	X	AB	X	X	X	X
AB'	0	1	X	X	AB'	0	0	X	X

$$T_c = AX + CX + A'B'C'X'$$

$$Z = A'X$$

Multi Sim Circuit Diagram:



Q.5

Experiment Name: Design an Up-counter for counting the sequence 0,3,5,8,2,1,0,...

State Table:

PRESENT STATE				NEXT STATE				FLIP-FLOP INPUTS							
A	B	C	D	An+1	Bn+1	Cn+1	Dn+1	Ja	Ka	Jb	Kb	Jc	Kc	Jd	Kd
0	0	0	0	0	0	1	1	0	X	0	X	1	X	1	X
0	0	0	1	0	0	0	0	0	X	0	X	0	X	X	1
0	0	1	0	0	0	0	1	0	X	0	X	X	1	1	X
0	0	1	1	0	1	0	1	0	X	1	X	X	1	X	0
0	1	0	0	0	0	0	0	0	X	X	1	0	X	0	X
0	1	0	1	1	0	0	0	1	X	X	1	0	X	X	1
0	1	1	0	0	0	0	0	0	X	X	1	X	1	0	X
0	1	1	1	0	0	0	0	0	X	X	1	X	1	X	1
1	0	0	0	0	0	1	0	X	1	0	X	1	X	0	X
1	0	0	1	0	0	0	0	X	1	0	X	0	X	X	1
1	0	1	0	0	0	0	0	X	1	0	X	X	1	0	X
1	0	1	1	0	0	0	0	X	1	0	X	X	1	X	1
1	1	0	0	0	0	0	0	X	1	X	1	0	X	0	X
1	1	0	1	0	0	0	0	X	1	X	1	0	X	X	1
1	1	1	0	0	0	0	0	X	1	X	1	X	1	0	X
1	1	1	1	0	0	0	0	X	1	X	1	X	1	X	1

K-Map & Expressions:

Ja:						Ka:				
	C'D'	C'D	CD	CD'			C'D'	C'D	CD	CD'
A'B'	0	0	0	0		A'B'	X	X	X	X
A'B	0	1	0	0		A'B	X	X	X	X
AB	X	X	X	X		AB	1	1	1	1
AB'	X	X	X	X		AB'	1	1	1	1

$$Ja = BC'D$$

$$Ka = 1$$

Jb:						Kb:				
	C'D'	C'D	CD	CD'			C'D'	C'D	CD	CD'
A'B'	0	0	1	0		A'B'	X	X	X	X
A'B	X	X	X	X		A'B	1	1	1	1
AB	X	X	X	X		AB	1	1	1	1
AB'	0	0	0	0		AB'	X	X	X	X

$$Jb = A'CD$$

$$Kb = 1$$

Jc:					Kc:				
	C'D'	C'D	CD	CD'		C'D'	C'D	CD	CD'
A'B'	1	0	X	X	A'B'	X	X	1	1
A'B	0	0	X	X	A'B	X	X	1	1
AB	0	0	X	X	AB	X	X	1	1
AB'	1	0	X	X	AB'	X	X	1	1

$$Jc = B'D'$$


$$Kc = 1$$

Jd:					Kd:				
	C'D'	C'D	CD	CD'		C'D'	C'D	CD	CD'
A'B'	1	X	X	1	A'B'	X	1	0	X
A'B	0	X	X	0	A'B	X	1	1	X
AB	0	X	X	0	AB	X	1	1	X
AB'	0	X	X	0	AB'	X	1	1	X

$$Jd = A'B'$$

$$Kd = A+B+C'$$

Multi Sim Circuit Diagram:



Verified ① to ③
 All good

Expt. No.

Date

Page No.

J_A :- AB CD

0	0	0	0
0	1	0	0
x	x	x	x
x	x	x	x

$J_A = B\bar{C}D$

K_A :- AB CD

x	x	x	x
x	x	x	x
1	1	1	1
1	1	1	1

$K_A = 1$

J_B :- AB CD

0	0	1	0
x	x	x	x
x	x	x	x
0	0	0	0

$J_B = \bar{A}CD$

K_B :- AB CD

x	x	x	x
1	1	1	1
1	1	1	1
x	x	x	x

$K_B = 1$

J_C :- AB CD

1	0	x	x
0	0	x	x
0	0	x	x
1	0	x	x

$J_C = \bar{B}\bar{D}$

K_C :- AB CD

x	x	1	1
x	x	1	1
x	x	1	1
x	x	1	1

$K_C = 1$

J_D :- AB CD

1	x	x	1
0	x	x	0
0	x	x	0
0	x	x	0

$J_D = AB$

K_D :- AB CD

x	1	0	0
x	1	0	0
x	1	1	x
x	1	1	x

$K_D = A + B + \bar{C}$

Teacher's Signature :