II A computer employs RAM chips of 512 x 8 & ROM chips of 2048 x 4. The computer system needs 2MX16 of RAM & 4KX16 of ROM & 2 interface units with 256 registers each. A memory mapped 110 configuration is used.

(a.) How many RAM & ROM chips are needed?

$$\Rightarrow (s) p - factor = \frac{N'}{N} = \frac{2 \times 2^{10} \times 2^{10}}{2^9} = 2^{12}$$

$$9 - factor = \frac{N'}{N} = \frac{2^{1/2}}{2^3} = 2$$

.. Number of RAM chips needed = pxq = 213 = 18192 chips

(si)
$$p$$
-factor = $\frac{N'}{N} = \frac{2^2 \times 2^{10}}{2^{11}} = 2$
 q -factor = $\frac{W'}{W} = \frac{2^4}{2^2} = 2^2 = 4$

. Number of ROM chips needed = pxq = 2x4 = 8 chips

S.No. Type NXW N'XW' P 9
$$\Re$$
 Y Z Total $\Re \operatorname{Hytz}$)

1. RAM 512X8 2MX16 2^{12} 2 9 12 2 23

2. ROM 2048X4 4KX16 2 4 11 1 2 14

3. Interface 256 1 1 8 \$1 2 11


- (b.) Tell how many lines of the address bus must be used to access total memory?
 - > RAM: 9 lines of address bus must be used to access total memory.

 ROM: 11 lines of address bus must be used to access total memory.

Interface: - 8 lines of address bus must be used to access total memory.

[consider 'x' for address bus lines accessing total memory].

11.10										
(C.) Propose,	the num	per of lines	must be	deci	oded fr	er chi	p sel	ect?	? sp.	ecify
the size	of the .	decoder.								
→ We con	sider 'y	1+2' for c	thip select	C	nes					
RAM:- ,						d for	- chip	p sel	ect	×.
	N _e									
		size: 14								
Rom :-	4+2=1	+2 = [3]	lines must	be	decode	ed fo	or chi	ip sel	ect	ļ.
_	1.1							*		
	Deco der	size: 3x	8							
		112-57		- h.	deend	ed to	n chi	p sel	lect	
interface!	- y+2:	- 1+7 = 5]	lines must	be		,				
		r size : 3								
(d.) Devise		و و د د د د د د د د د د د د د د د د د د	maio for	- th	L syst	em A	Giv	e th	e ac	ddres
(d.) Devise	a memor	y-adaress				c è a				
range i	in hexad	lecimal for	RAM, ROM	1 1	In terfo	ice				
· · · · · · · · · · · · · · · · · · ·	Hexadeo	100	Addre							
—	r chacket			12	I	y		•	x	
Component			9 28 27 26 25 2472	1				10020-00		
		0000 IFFH 000								
RAM 1-2		000001FFH 00 0								
RAM 2-1		00003FFH 0 0 0								
RAM 2.2	00000 00H	00003FFH 0 0 0	000000	00	00000	000	1000	XXX	xxx	XXX
	:		•	:		•			:	
		: 1				•			:	
	;	<u>:</u>		:	1.12	<u>; </u>			:	
RAM 212.1	1001 PF800H	001991TFH 000	000000	00	19999	***	9 9	XXX	xxx	xxx
RAM 212. 2	90144444H	001001FFH 001	0000000	00	19994	9 9 99	49 4	x.x X	xxx	XXX
	OOIFFEOOH	decimal	1	1.1						
	From		The second of th		ess Li					01
component	1	To	15 14 13 12	SAME A		200				
ROMIT	1000 H	17FFH	0 0 0 1	1	THE PARK STORY	the little of				37.
ROM 1.2	1000 H	17FFH			× × ×		4		100	7 300
ROM 1-3	1000H	17554	0001	0	X X X	x x /	X .	XX	X	×
ROM 1.4	1000H	1 FFH	0001	0	XXX	XX	X X	XX	λ.	X
ROM 2-1	1800H	1FF FH	0001	1	xxx	* * /	(χ	XX	x :	X
ROM 2.2	1800H	1 FFFH	1001	1)	· x x	XXX	X	x x	x :	X.
ROM 2-3	1800H	LFFFH	0001		(x x z	to box - its	Str. of Carrie	1.0		
ROM 2.4	1800H	IFFEH	0001		XXX	4 - 1			-	
1/F L	20004	W	The second second	200	A STATE OF THE PARTY OF THE PAR			-	-	
1 F 1	2 800 H	SEERH	0010	A STATE OF THE STA	0 0 0					
	The state of the s	A STATE OF THE PARTY OF THE PAR	U U I II		UUA	X V	X X	X X	10 1	100



- Q.2 Consider a computer with the following characteristics: "
 total of LM byte of main memory; word size of lbyte; block
 size of 16 bytes; & cache size of 64 K bytes.
- Main memory = $LM = 2^{20}$ bytes L Block = 16 bytes = 2^{4} bytes | words (as | word = 1 byte) Number of blocks in main memory = $\frac{2^{20}}{2^4} = 2^{16}$ bytes Cache = $GHK = 2^{16}$ bytes Number of eache lines = $\frac{2^{14}}{2^4} = 2^{12}$ bytes
- (A) For the main memory address of F0010, 01234, & CABBE, gin the corresponding tag, cache line address, & word offsets for a direct-mapped cache.
- Bits 0-3 indicate the word offset (4 bits).

 Bits 4-15 indicate the cache line address slot (12 bits)

 Bits 16-19 indicate the tag (remaining bits)
 - (i) F0010 = 1111 0000 0000 0001 0000

 Word offset = 0000 = 0

 Cache line address = 0000 0000 0001 = 001

 Tag = 1111 = F

F 001 0

(ii) 01234 = 0000 0001 0010 0011 0100 Word offset = 0100 = 4 Cache line address = 0001 0010 0011 = 123 Tag = 0000 = 0

0 123 4

(iii) CABBE = \$100 1010 1011 1011 1110

Word offset = 1110 = E

Cache line address = 1010 1011 1011 = ABB

Tag = 1100 = C

CABBE

(B) Give any 2 main memory addresses with different tags that map to the same cache slot for a direct mapped cache

CONTROL VISSION OF DESMINE OF THE TRANSPORT

0 - Boon : 10-Ar hour

7 - 1111 - 251

- $\Rightarrow (i) \ 3FFFO \rightarrow \boxed{3FFFO}$ $(ii) \ 2FFFO \rightarrow \boxed{2FFFO}$
- (C) For the main memory addresses of FOOID & CABBE, give the corresponding tag & offset values for a fully-associative cache
 - => Tag bits = 16 bits (for a fully-associative cache)
 - word offset = 0h

 Tag = FOOPh 0000 Loon 1111 01004
 - (ii) CABBE

 Word offset = Eh

 Tag = CABBh
- (D) For the main memory addresses of F0010 & CABBE, give the corresponding tag, cache set, & offset values for a 2-way set-associative cache.
- Bits 0-3 indicate the word offset (4) $\frac{2^{12}}{2} = 2^{18} 2^{11}$ Bits 4-14 indicate the cache set (11)
 Bits 15-29 indicate the tag (remaining)

(i) F0010 = 11110 000 0000 0001 0000 Word offset = 0000 = 0 Cache set = 000 0000 0001 = 001 Tag = 11110 = 1 1110 = 1E

(ii) CABBE = 11001 010 1011 1011 1110

Word offset = 1110 = E

Cache set = 010 1011 1011 = 2BB

Tag = 11001 = 19

9.3 For a direct-mapped cache design with a 32-bit address, the following bits of the addresses are used to access to the cache

		1 2
Tag (31-10)	Index (9-5)	offset(4-0)

(a.) What is the cache block size (in words)?

Stack 2/36 = 5 4

N = number of offset bits - 2

- * -2" because we are using 32 bit words & byte-addressed
- :. Cache line | Block size = 25-2 = 23 = 8 words
- (b) How many entoies does the cache have?
- => Entries = 2 index bits = 25 = 32 entries
- (c.) What is the ratio between total bits required for such a cache implementation over the data storage bits?
- Total bits = Tag bits + valid bit + data bit = 22+1+32×8=279

 Data bits = 32×8=256

Ratio = 279 - 1.089

(d.) Starting from power on, the following byte-addressed cache references are recorded:

Friedly molles water on a soul sures?

1 1 1 200	1022		a. A					(1100	N. A. T
Addre 0 4	16	132	232	160	1024	30	140	8100	180	2180

Address	Index	offset	Hit Miss	Replace?	Final value?
0	00000	00000	М.	N	N
24	00000	00100	Н	N	N
16	00000	10000	Н	N	N
132	000100	00100	M	, .7	N
232	60111	01000	M	N	٧
- 160	60101	00000	М	И	*
1024	00000	00000	/ M	9 2 4 7 1 1	2 - 4
1-30/1	00000	1101100	/ M	24, 2	N
1407	00100	01100	' H -	N	N
3100	00000	11100	M	14 6	У
180	00101	10100	- in 6	N. P	y
2180	60100	0100	M	MYM	y /1

- (e.) How many blocks are replaced?
- =) From the table : 4 blocks are replaced
- (f.) What is the hit ratio?
- =) Hit ratio = No. of hits No. of hits+No. of misses 4+8 12 = 1 = 0-33 i.e 331.
- (9.) List the final state of the cache with each valid entry represented as a record < mdex, tag, data>.
- => From the last column on the above table.

<00100,0010, mem [2176]>

<00101, 0000, mem [160] >

(00000, 0011, mem [3072] >

< 00111, 0000, mem [224]>

Q.4 A process references 5 pages A,B, C, D, and E, in the following order: A; B; C; D; A; B; E; A; B; C; D; E;, Assume that the replacement algorithm is (i) First-in-first-out & (ii) LRU!

Find the number of page transfers during this sequence of references starting with an empty main memory with 3 page frames. Repeat for 4 page frames. Calculate hit ratio.

in FIFO :-

Hit ratio =
$$\frac{3}{3+9} = \frac{3}{12} = 0.25$$
 (for 3 page frames)

Hit ratio =
$$\frac{2}{2+10} = \frac{2}{12} = 0.166$$
 (for 4 page trames)

(ii) LRU:- (Least Recently Used)

→ 3 page frames

who between it first and more the his at somethic short in Reference A -> B -> C -> D -> A -> B -> E -> A -> B -> C -> D -> E DEEECC D D A Frame 1 B B B A A A A A D D Frame 2 accc B B B B B B E 3 4 5 6 7 - - 8 9 10 Count 2 1 M M M M M M H M M M Hit Miss M Page transfer count for 3 page frames = 10

Page transfer count for 3 page frames = 10

Hit ratio = 2 = 0.166

-> 4 page frames

Reference $A \rightarrow B \rightarrow C \rightarrow D \rightarrow A \rightarrow B \rightarrow C \rightarrow D \rightarrow E$ AAAA E A A Frame 1 A A B BBB Frame 2 B E D E CEEE Frame 3 DDD \mathcal{D} Frame 4 count 4 -12 =1 25 3 MMHHMH H Hit Miss M

0000

Page transfer count for 4 page frames = 8

Hit ratio = $\frac{4}{4+8} = \frac{4}{12} = 0.33$

9.5 A bit stream 10011101 is tronsmitted using the standard CRC method. The generator polynomial is χ^3+1 . What is the actual bit transmitted? Suppose the 3rd bit from the left is inverted during transmission. How will the receiver detect this error?

Since generator polynomial is of 3rd degree, append 3 zeros to the lower and of frame to be transmitted.

:. Bit stream = 10011101000

CRC = 100

Actual frame transmitted: - 100/1101000 + 100/1101100

Actual bit transmitted = [10011101100]

Now, 3rd bit from left gets inverted during transmission. So, the bit stream received by the receiver = 10111101100

Receiver performs binary division with same generator polynomial

Remainder is non-zero which indicates that an error occurred in the data during the transmission.

Therefore receiver rejects the data & asks the sender for transmission