
# **VLSI PROJECT- ALU**

Goal : Design an ALU that can perform a 4-Bit addition, subtraction, comparison, ANDing.


Design:



### Decoder:


S1	S0	Operation
0	0	Add
0	1	Subtract
1	0	Comparator
1	1	And

Constructed using a 2:4 decoder: Two selection lines S0 and S1 given as input to decide the operation




#### Enable blocks:


For every operation, the inputs A and B are sent to the enable block where they are individually ANDed with the their respective decoder output.




# 4 Bit Full Adder:

Made using four 1-bit full adders:








Output was 5 bit to take account of the final carry bit.

### 4 Bit Full subtractor


The Input B was first XORed with D1 and a carry of 1 was given to the first full adder to take two's complement and add it to input A.As a result the outputs are in 2's complement.


#### XOR block




# Comparator:

# Logic used:







AND block: Finally D3 ands the inputs A and B




# INPUTS: Selection lines




Input A




Input B




# OUTPUTS: Decoder




# Full adder:




Full Subtractor:



# Comparator:



# And Block:



#### **DELAY ANALYSIS:**

Critical path : Path with maximum delay

Adder

```
Delay_Analysis > ≡ output_add.txt
      5.50721e-10 input = a0 output = sum0
      5.14249e-10 input = a0 output = sum1
      4.79123e-10 input = a0 output = sum2
      5.32370e-10 input = a0 output = sum3
      5.50721e-10 input = a1 output = sum0
      5.14249e-10 input = a1 output = sum1
      4.79123e-10 input = a1 output = sum2
      5.32370e-10 input = a1 output = sum3
      5.50721e-10 input = a2 output = sum0
      5.14249e-10 input = a2 output = sum1
 10
      4.79123e-10 input = a2 output = sum2
 11
      5.32370e-10 input = a2 output = sum3
 12
 13
      5.50721e-10 input = a3 output = sum0
 14
      5.14249e-10 input = a3 output = sum1
 15
      4.79123e-10 input = a3 output = sum2
 16
      5.32370e-10 input = a3 output = sum3
      4.98113e-10 input = b0 output = sum0
 17
 18
      4.99388e-10 input = b0 output = sum1
      5.13420e-10 input = b0 output = sum2
 19
 20
      4.99472e-10 input = b0 output = sum3
      4.98113e-10 input = b1 output = sum0
 21
 22
      4.99388e-10 input = b1 output = sum1
 23
      5.13420e-10 input = b1 output = sum2
      4.99472e-10 input = b1 output = sum3
 24
 25
      4.98113e-10 input = b2 output = sum0
      4.99388e-10 input = b2 output = sum1
 26
      5.13420e-10 input = b2 output = sum2
 27
      4.99472e-10 input = b2 output = sum3
 28
      4.98113e-10 input = b3 output = sum0
 29
 30
      4.99388e-10 input = b3 output = sum1
      5.13420e-10 input = b3 output = sum2
 31
      4.99472e-10 input = b3 output = sum3
 32
```

```
Critical Path: input = a0 output = sum0 Maximum Delay: 5.50721e-10
```

#### Subtracter:

```
≡ output sub.txt

■ output sub.txt
     7.04016e-10 input = a0 output = sub0
     6.91497e-10 input = a0 output = sub1
 2
     6.65262e-10 input = a0 output = sub2
     6.27227e-10 input = a0 output = sub3
 4
 5
     7.04016e-10 input = a1 output = sub0
     6.91497e-10 input = a1 output = sub1
     6.65262e-10 input = al output = sub2
     6.27227e-10 input = a1 output = sub3
     7.04016e-10 input = a2 output = sub0
     6.91497e-10 input = a2 output = sub1
10
     6.65262e-10 input = a2 output = sub2
11
     6.27227e-10 input = a2 output = sub3
12
13
     7.04016e-10 input = a3 output = sub0
     6.91497e-10 input = a3 output = sub1
14
     6.65262e-10 input = a3 output = sub2
15
     6.27227e-10 input = a3 output = sub3
16
     9.91639e-10 input = b0 output = sub0
17
     9.13094e-10 input = b0 output = sub1
18
     9.26857e-10 input = b0 output = sub2
19
     8.74684e-10 input = b0 output = sub3
20
21
     9.91639e-10 input = b1 output = sub0
     9.13094e-10 input = b1 output = sub1
22
     9.26857e-10 input = b1 output = sub2
23
     8.74684e-10 input = b1 output = sub3
24
25
     9.91639e-10 input = b2 output = sub0
     9.13094e-10 input = b2 output = sub1
26
     9.26857e-10 input = b2 output = sub2
27
     8.74684e-10 input = b2 output = sub3
28
     9.91639e-10 input = b3 output = sub0
29
     9.13094e-10 input = b3 output = sub1
30
     9.26857e-10 input = b3 output = sub2
31
     8.74684e-10 input = b3 output = sub3
32
```

```
Critical Path: input = b0 output = sul
Maximum Delay: 9.91639e-10
```

#### And Block:

```
Delay_Analysis > ≡ output_and.txt
      6.47381e-10 input = a0 output = and0
      6.48628e-10 input = a0 output = and1
      6.45373e-10 input = a0 output = and2
      6.41169e-10 input = a0 output = and3
      6.47381e-10 input = a1 output = and0
      6.48628e-10 input = al output = and1
      6.45373e-10 input = a1 output = and2
      6.41169e-10 input = al output = and3
      6.47381e-10 input = a2 output = and0
      6.48628e-10 input = a2 output = and1
 10
 11
      6.45373e-10 input = a2 output = and2
      6.41169e-10 input = a2 output = and3
 12
      6.47381e-10 input = a3 output = and0
 13
      6.48628e-10 input = a3 output = and1
 14
 15
      6.45373e-10 input = a3 output = and2
 16
      6.41169e-10 input = a3 output = and3
 17
      2.25989e-10 input = b0 output = and0
      2.41673e-10 input = b0 output = and1
 18
      2.42316e-10 input = b0 output = and 2
 19
      2.42261e-10 input = b0 output = and3
 20
 21
      2.25989e-10 input = b1 output = and0
 22
      2.41673e-10 input = b1 output = and1
      2.42316e-10 input = b1 output = and2
 23
 24
      2.42261e-10 input = b1 output = and3
 25
      2.25989e-10 input = b2 output = and0
 26
      2.41673e-10 input = b2 output = and1
 27
      2.42316e-10 input = b2 output = and2
      2.42261e-10 input = b2 output = and3
 28
      2.25989e-10 input = b3 output = and0
 29
 30
      2.41673e-10 input = b3 output = and1
 31
      2.42316e-10 input = b3 output = and2
      2.42261e-10 input = b3 output = and3
 32
```

```
Critical Path: input = a0 output = and1
Maximum Delay: 6.48628e-10
```

### Comparator:

#### Less than:

tpd	= 7.89336e-10 input = a0 output = l
tpd	= 7.89336e-10 input = a1 output = l
tpd	= 7.89336e-10 input = a2 output = l
tpd	= 7.89336e-10 input = a3 output = l
tpd	= 5.62867e-10 input = b0 output = l
tpd	= 5.62867e-10 input = b1 output = l
tpd	= 5.62867e-10 input = b2 output = l
tpd	= 5.62867e-10 input = b3 output = l

Critical Path: input = a0 output = l Maximum Delay: 7.89336e-10

# Equal to:

tpd	=	3.03934e-09	input =	a0	output	=	е
tpd	=	3.03934e-09	input =	a1	output	=	e
tpd	=	3.03934e-09	input =	a2	output	=	e
tpd	=	3.03934e-09	input =	a3	output	=	е
tpd	=	9.05929e-10	input =	b0	output	=	e
tpd	=	9.05929e-10	input =	b1	output	=	е
tpd	=	9.05929e-10	input =	b2	output	=	e
tpd	=	9.05929e-10	input =	b3	output	=	e

Critical Path: input = a0 output = e Maximum Delay: 3.03934e-09


### Greater than:

reater man:						
tpd	=	6.63572e-10	input =	a0	output =	g
tpd	=	6.63572e-10	input =	a1	output =	g
tpd	=	6.63572e-10	input =	a2	output =	g
tpd	=	6.63572e-10	input =	а3	output =	g
tpd	=	6.84783e-10	input =	b0	output =	g
tpd	=	6.84783e-10	input =	b1	output =	g
tpd	=	6.84783e-10	input =	b2	output =	g
tpd	=	6.84783e-10	input =	b3	output =	g


Critical Path: input = b0 output = g Maximum Delay: 6.84783e-10 ADDITIONAL: Stick diagrams for NOT, 2 input AND, OR, XOR, XNOR for implementation in MAGIC. All the circuits were a combnation of these gates extrapolated to the required inputs

**NOT** 







**AND** 




# XOR



OR



# XNOR



#### Further Optimization:

I could have combined the adder/subtractor blocks by taking the OR of D0 and D1 and sending that to asingular Enable block which would connect enabled B outputs to XOR with D1. The outputs of the latter and the enabled A outputs then can be sent to the 4 bit full adder. Also, for less than operation we need not remake the complex circuit and instead take XNOR of the greater than and equal to outputs. I could have also used a 3 input and gate for the AND block combining the enable and current and block.