

VLSI Systems Assignment-2 Annexure-I


PREPARED BY

Priyank Lohariwal BCSE-IV 001710501055 Jadavpur University

Description

Designing 16x4 encoder using 4x2 encoders with generate statements.

Block Diagram




16x4 Encoder

Truth Table

X(15:0)										Y(3:0)									
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	z	z	z	z
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	1	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Circuit Diagram



Code

```
entity ass2_annex1 is
   Port ( X : in STD_LOGIC_VECTOR (15 downto 0);
            Y : out STD_LOGIC_VECTOR (3 downto 0));
end ass2 annex1;
architecture Behavioral of ass2 annex1 is
component ass2_2ba is
   port( X: in STD LOGIC_VECTOR (3 downto 0);
             Y: out STD LOGIC VECTOR(1 downto 0));
end component;
signal a: STD LOGIC VECTOR(7 downto 0);
signal q: STD LOGIC VECTOR(1 downto 0);
signal p: STD LOGIC VECTOR(3 downto 0);
begin
   c5: ass2_2ba port map(p, q);
   p(3) \le X(15) \text{ or } X(14) \text{ or } X(13) \text{ or } X(12);
   p(2) \le X(11) \text{ or } X(10) \text{ or } X(9) \text{ or } X(8);
   p(1) \le X(7) \text{ or } X(6) \text{ or } X(5) \text{ or } X(4);
   p(0) \le X(3) \text{ or } X(2) \text{ or } X(1) \text{ or } X(0);
   gen: for k in 0 to 3 generate
        c1: ass2_2ba port map(X(4*k+3 \text{ downto } 4*k), a(2*k+1 \text{ downto } 2*k));
   end generate;
   p1: process(X, a, q, p)
   begin
        if q = "ZZ" then
            Y \leftarrow "ZZZZ";
        else
             for k in 0 to 3 loop
                  if a(2*k+1 \text{ downto } 2*k) /= "ZZ" then
                      Y \le q \& a(2*k+1 downto 2*k);
                  end if;
             end loop;
        end if;
   end process;
end Behavioral;
```

Test Bench

```
ARCHITECTURE behavior OF ass2_annex1_test_bench IS
   -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT ass2 annex1
   PORT (
        X : IN std logic vector(15 downto 0);
        Y: OUT std logic vector(3 downto 0)
  END COMPONENT;
 --Inputs
 signal X : std_logic_vector(15 downto 0) := (others => '0');
 --Outputs
 signal Y : std_logic_vector(3 downto 0);
BEGIN
 -- Instantiate the Unit Under Test (UUT)
 uut: ass2_annex1 PORT MAP (
         X => X
         Y => Y
       );
 -- Stimulus process
 stim_proc: process
 begin
     X <= "000000000000000";</pre>
    wait for 1 ps;
     for i in 0 to 15 loop
       X(i) <= '1';
       wait for 1ps;
       X(i) <= '0';
     end loop;
 end process;
END;
```

Timing Diagram

Name ► *** x[15:0] ► *** y[3:0]	Value 00000000010000 0110	00000 ZZZZ		4 ps (000000000000000000000000000000000000	6 ps (00000000001) (0101
Name ▶ ♣ (15:0) ▶ ♠ (15:0)	Value 99019999999999 1199	00000 0101		 10 ps (00000010000 1001	 12 ps (00001000000) (1011
Name ▶ ★ x[15:0] ▶ ★ y[3:0]	Value 000000000000000000000000000000000000		 	115 ps 010000000000 1110	117 ps (0000000000000) ZZZZ