Processor Dingn

cru - , exe sag of instr in man

- · seq in the eyell
- · 2 pouts

Fetch - obtain from made mem.

Exember - decode instr, letch operand, performs, operation (operand

covery cle time - time for shortest well defined uniero-op Chick rate

- · be supervise via control lines
- · infrequent events would by i-tempts

[Din. Overview of CPU]

as last as possible; no. of components relatively small

· CPU contains registers ° registers laster

frag Exention

- 1) Transfer operands from MM to CPU-Reg. 2 Compute
- 3) Transfer CPU to MM

I/O device communication with I/O ports Caddresable registers

- 1 Memory rapped I/O No EO instr.
 - · J/O date transfers implemented by menny hunder tights to bus instruction
 - · share some address space
- 2 I/o mappel or port-charmed I/o have IO just. distinct from memory-referencing immedians Accommodator - CPU register, store input and output operand in execution of most

polish Notation · rostlin Adv- no ponentheses . ovelia fixed high field of k bits - 2" instructions / spendier. Opcode , addressing into can be ind in opende . no. d. veg small Openda Data some pro occupy much storage · snortest primate by frequentry used instructions ... Instruction Types · one/2 register brambers, sequence of instructions Due to empleasify few encousful obsempts at HLPL · semantic gop - compiler must bridge Requirement - -1. Conflete - tuch. led. prog. in a reasonable out of mening space 2. Elbicient. - Freq. regd brushans, portrand capidly 3 Regular - contains 3 Regular - contains expected opcodes and addressing modes
4 Compatible orthogonal with addressing modes - reduce N/W, s/w with instruged to be competible existing machines 5 Completioness - walnuted in limite no. of steps by Innig 5 contegories of instr; 1. Logical demand adams of the state of the 2 Prg Control - brough JMP 2 Arithmetic 4 Dota - transfer 5 1/0 the property again to be a selected as RISC VIS CISC on general agreement what constitutes appropriate size of instruments appropriate size of instruments. · n/w changes -> inst sets complex · contain and to prog instr · reduce sementic · increase complexity

reduced instr set computer

- 1. Few instr. types + oddr modes
- 2. Fixed and early decoded pronot-
- 3. Fast single yelle instrayere

- s. were de compilers to object ophimize object code performance
- . Interval closely related
- · Ellicient compilation requires and iteds and compiler writers to (optimization regt)
- o larger than usual no. of registers
- more code than CISC
- · CISCS outperform KISCS in flooding pt colembrious The se of it will be the property of

register level logic design...

obolonic ast with speed

- common to choose algos that allow cirmits med by · reusabsility of algos.
- consistional stipeon branch instructions SZA (skip on 2010) SNA (skip on nonze accumulation

001 - 0%

[Høges - Adoler, mult, ...]

made of the

par 9A & Bridge

N . 14 3