
Bit Vector Directory Organization Operation Consider a fredoct protect with office? stable cache states On a read wis or write wish at wode-i, the local communication assist on controller looks up the address of the memory block to obsternine, if the is local low nemote of it is nemote, a network transoction is sent to the home nocle for the block. There the directory entry for the block is looked of, and then assist at the home may treat the win as follows: · If the dinty bit is OFF, then the assist obtains the block from main memory, upplies it to the register Suguester in a emply network townsaction, and Verms the i-the presence lit, presence[i], ON. . If the dinty lit is ON, then the assist surpounds to the Requestor with the identity of the mode whose functione lit is OD. live the owner of the dirty woole). Ther keguestor then sends a trequest network thousaction to that owner noole. At the owner, the cache changes its state to should and englies the block to the I requesting noole, which stones the block in its cache in shared state, as well as to main necessary at the home noole. At memory: the dirty bit is twent OFF and presence [i] is twented on. A write wis by processor i goes to memory and is humbled as follows: . If the dinty bit is OFF, then main memony has a clean Copy of the data Invalible tion Request Fransactions und be sent to all the nocles of for which presence [j] in ou. Assorting a strict request - mestouse somario, the home now supplies the block to the Respecting world i together with the presence bit vector The directory entry is cleaned,

leaving only premue [i] and the disky lit on (If the repent is an upgreade ( from stemmed) instead of a break benchme, an acknowledge want containing the bit vector is achuned, an acknowledge want containing the bit vector is achuned, the seeguestor instead of the olate itself.) The assist at the recyclestor instead of the olate itself. The assist at the recyclestor bench instead of the invalidation almowledgement woles and waits for the invalidation almowledgement woles and waits for the invalidation almowledgement has completed with suspect to them. Trivally, the has completed with suspect fo them. Trivally, the has completed with it on, then the lock is first recalled. If the olivity lit is ON, then the block is first recalled but the olivity wole we two here olivity wole when the olivity wole that the cache changes its state to invalid, and then the that cache changes its state to invalid, and then the block is sufficient to the sequesting processor, which therefore only presence [i]

## Interconnection Network



An interconnection network is a follog headmable system, that transports data between terminals.

The wishes to communicate some data with when terminals To wishes to communicate some data with terminal To, it sends a message containing the class, into the network and the network oblivers the message to To.

The network is pagenamnable in sence that it makes different connections at different foods in time.

The network in the figure may obliver a message from To to network in the figure may obliver a message from To to abeliver pa message from To To abeliver pa message from To To in the next eyele.

Components: buffers, Channels, swelches and controls that

## Topocosy:

The interconnection retwork is impleticated with a collection of shared router trooles connected by shared chambel the connection faction of these crooles define the metworks topology. A message is then delivered between terminals by making several hops across the shared chambels and wides from its source terminals to its destination terminal.

## Touring:

Crea a topology bear lean chosen, there can be many forthe father leaguences of wooles and channels) - Heat a num collect take though the network, to reach its destination. Porting determines if which of these possible father a message actually takes.

Flow Coprrol: Flow control dictales which unessayes get acque to particular network resources over time.

CIRCUIT STATUTIOG: Circuit switching is a forein of bufferless flow control that operates by first allocating channels to form a circuit suom source to destination, and then smaling are on more factets along the circuit. When we further factets med to be kut, the circuit is deallocated

How-trocking NETWORK!: It restwork is said to be non-blocking if it can handle all circuit begreests that are a permutation of inputs and outputs. That is, a aledicated fath can be formed from each input to its selected output without lawy conflicts (shared channels). Conversely, a network is blocking if it CANNOT handle all such. cincuit require without conflicts.

STRICTLY DOW- BLOCKING NETWORKS: A network is strictly nonblocking if any permutation can be set up incrementally, one circuit at a time without the need to sue noute (or quaurance) any of the channels. Hust are already ith a REARRADGEARLY NOW-TLOCKING (ON REARRANGEABLE) NETWORKS: lucred such a netural Can Houte circuits for architectury permutations, lefine the but incremental construction of a formulation many trequire to rearrange some of the early circuits to feemit deche latter circuits to be set cy. efereen leureal 2 its CROWSEAR NETWORKS Conceptual Model of a 4x5 Cuestian ut a huna ino Do Do Do Do ination in Lo Do Do Dutput dine in2 I a I a I a I a I a et access ins To I and I and I and I yferless outo out out2 out3 out4 If consists of 4 input lines, 5. output lines and 20 crosspoints. m Each artfut may be connected to at most one input, while Hen each injut, may be connected to any number of outputs. This ellocated Switch has inputs 1,0,3,1,2 connected to outputs 0,1,2,3,4, .- blocking An nxun cour Choss Car on cuss point switch clinectly connects n-inputs to un outputs with no intermediate cuntation nespectively. lse flout storges. In effect, such a switch consists of un n:1 multipleners Joseph one for each output. request