
COL215 HW Assignment 3 - AES Decryption

Submission By:

Yash Rawat Priyanshi Gupta 2023CS50334 2023CS10106

Department of Computer Science and Engineering Indian Institute of Technology, Delhi

October 26, 2024



1 Assignment Problem Statement


1.1 Introduction

To design an implementation of **AES Decryption Unit** involving various memory elements such as ROM, RAM and logical unit.

1.2 Problem Description

Given a cipher text and round keys, we have to perform an AES decryption operation to obtain plain text. Then the plain text has has to be displayed on Seven Segment Display as shown below:

Figure 1: Overview of task: Decryption



The following details are known:

- Input cipher text is of the size in multiples of 128 bits and will be provided in the COE file (8 bit binary unsigned). The input file should be stored in 1-D array format in the block RAM, starting from address 0 (0000₁₆) in row major format.
- All the keys will be provided via round key file (The implementation of the round key generation logic is not required)

Note that the first part of assignment mainly deals with designing the individual components (rather than connecting them together) which are:

- 1. Memory Logic (RAM/ROM)
- 2. Logical Operations involved in AES Decryption

2 Design of Memory Modules

2.1 Use of IP Block Memory

An IP (Intellectual Property) Block Memory in Vivado refers to pre-configured memory modules present on the FPGA board. These blocks, allow efficient storage and retrieval of data directly on the FPGA.

We can instantiate these memory blocks using pre-configured COE files, which allow us to load our test case data onto the board, which can be used throughout the implementation.

2.2 Brief of ROM and RAM Design

2.2.1 ROM - Read Only Memory

ROM Design involves the following details:

- Implementation be used for storing and accessing the round key data, input cipher text as well as performing lookup for Inv_Sub_Byte operation.
- Using Generic keyword we can vary the address_width as well as data_width and instantiate a component of IP block that has been pre-loaded onto the board.
- Only read operations have to be supported (hence the name Read Only Memory)

2.3 RAM - Random Access Memory

RAM Design involves the following details:

- Implementation be used to store and fetch data for intermittent calculations of AES Decryption.
- Supports dynamic sizing at time of instantiation (using Generic Keyword)
- For synchronous design, any read or write operation will only be performed of rising_edge of standard clk. If we (write enable) is turned 1, data at din is assigned to addr of RAM, otherwise we just assign the data at addr to dout
- The data of a RAM is stored in an std_logic_vector(DATA_WIDTH-1 downto 0) of array(0 to 2**ADDR_WIDTH -1)

3 Design of Modules for Decryption

The hardware blocks employ a generic keyword and are highly customisable for future scaling. At this stage, we are not interconnecting the components; thus, we have utilised inputs for the entire 128 bits. To facilitate future correctness verification, we have ensured that the same blocks can be efficiently employed with minor adjustments, thereby preventing resource overuse on the FPGA board. For instance, we can directly implement gf_256_multiply in our code later on. There four modules that are implemented are as follows.

3.1 Bitwise_XOR

The bitwise XOR module in AES decryption component performs the AddRoundKey operation by conducting a bit-by-bit XOR operation between a 128-bit data block and a 128-bit round key. This module is simple yet crucial, producing an output where each bit is 1 only if the corresponding input bits differ. It is implemented as a fully combinational circuit (no clock required) and is used multiple times during decryption. The XOR operation's key feature is its reversibility: applying the same key twice returns the original data.

54	49	36	65		00	69	57	06		54	20	61	63
68	73	42	4B		00	1A	62	39	=	68	69	20	72
31	41	79	65	Φ .	58	32	0A	00		69	73	73	65
73	31	74	79		00	11	11	0D		73	20	65	74

(d) XOR operation

3.2 Inv_Row_Shift

This operation serves as the inverse of the ShiftRows function utilised in encryption. Each row of the state is cyclically shifted to the right by a specified number of positions. The initial row is preserved, the subsequent row is displaced one position to the right, the third row is displaced by two positions, and the fourth row is displaced by three positions. This reinstates the original row configuration, reversing the transposition applied during the encryption phase.

63	F9	5B	6F
A2	AA	12	63
67	63	6A	23
D7	63	82	82

InvRowShift

63	F9	5B	6F
63	A2	AA	12
6A	23	67	63
63	82	82	D7

(b) InvRowShift operation

3.3 Inv_Sub_Bytes

In this step, each byte in the state is substituted with its corresponding inverse value from the inverse S-box. This process undoes the non-linear substitution executed during the SubBytes step of encryption, thereby reinstating the original byte values prior to substitution.

63	F9	5B	6F		
63	A2	AA	12		
6A	23	67	63		
63	82	82	D7		

InvSubbytes

00	69	57	06
00	1A	62	39
58	32	0A	00
00	11	11	0D

(c) InvSubbytes operation

3.4 Inv_Mix_Columns

The VHDL code implements a sequential GF(2⁸) array multiplier for 4x4 matrices used in AES operations. It uses a state machine with three states (IDLE, COMPUT-ING, COMPLETED) to control the multiplication process, where each element of the result matrix is computed by multiplying and XORing corresponding elements from input matrices array_a and array_b. The module operates on a clock signal and begins processing when the start signal is received. It uses three counters (row, col, k) to traverse through the matrices, performing one GF(2⁸) multiplication per clock cycle using a sub-component gf256_multiply. The results are accumulated using XOR operations and stored in an internal 128-bit vector. The module includes debug ports for monitoring intermediate values and signals completion through the done port when all computations are finished.

3.5 gf256_multiply

This module implements Galois Field multiplication for AES operations. GF(2^8) multiplication is a key component in AES's MixColumns/InvMixColumns transformations. It takes two 8-bit inputs ('a' and 'b') and uses irreducible polynomial $x^8 + x^4 +$

0E	0B	0D	09		8B	0C	68	DA		63	F9	5B	6F
09	0E	0B	0D	*	42	70	43	4E	_	A2	AA	12	63
0D	09	0E	0B	*	6D	30	00	D7	-	67	63	6A	23
0B	0D	09	0E		D5	1F	8A	EE		D7	63	82	82

(a) InvMixColumns operation

 $x^3 + x + 1$ (0x11B) to carry out the multiplication. It returns an 8-bit result in GF(2⁸). The multiplication is performed using a shift-and-add algorithm:

- 1. For each bit in the second operand (y)
- 2. If the bit is 1, XOR the running product with the shifted first operand (x)
- 3. After each iteration, shift the first operand left
- 4. If the shifted value would overflow, XOR with the reduction polynomial

This is similar to regular binary multiplication but includes the reduction step to keep results within $GF(2^8)$. The constant checking and reduction with polynomial 0x11B ensures the result stays within the finite field.

4 Cyclic Display of Text

The features of our display implementation are as follows

- 1. The system displays scrolling text on the Basys 3 board's four 7-segment displays. It converts hexadecimal values (0-F) to ASCII characters and displays them continuously.
- 2. The system handles both uppercase and lowercase letters identically (e.g., 'f' and 'F' show as 'F'), and shows "-" for any out-of-range characters.
- 3. The plaintext can include spaces, and all text scrolls cyclically across the display, showing four characters at a time. The implementation builds upon the existing VHDL code from HW Assignment 2 for the display control.

5 Simulation Snapshots

5.1 Simulation of ROM and ROM_INV_SBOX




Figure 1: Testing ROM - Implementation




Figure 2: Testing ROM INV_SBOX - Using Generic Block

The above INV_SBOX uses data from the custom generated coe file as mentioned below :

```
memory_initialization_radix=16;
memory_initialization_vector=
         1A, 5B, D1, 68, 21, BE, 5F,
                                        16, 11,
                                                 9C,
                 3F, 4F,
         E6, 38,
                          72, 57, 25,
                                        05,
                                            34,
                                                 A2,
                                                     B6,
                                                          E8.
08, 0B,
         8B, 2D, BE, 84, 50, 94, 2D, BA, DF,
                                                 BB,
                          6F,
                               C6,
                                                     1E,
                                                              3C, 8A,
    5B.
         41.
             FD, 6C, EF,
                                        53.
                                            35.
                                                 A9.
                                                          5B.
                                   FA.
    35,
         8A,
             9F,
                  42,
                      1E,
                           51,
                               8C,
                                        9C,
                                            7D,
                                                 43,
                                                     C1,
         CA.
                  D5, EC.
                           5D.
                               0E.
                                        96.
                                            3D,
                                                              B8.
    27,
         F0,
             Α9,
                  52,
                      F7,
                          C0,
                               D9,
                                   8D,
                                        EE,
                                            6F,
                                                 AA,
                                                     DD,
                                                              0E, EE,
         72,
             В4,
                  B2,
                      82,
                           зс,
                               5F,
                                        CA,
                                            83,
                                                 7A,
                                                     8F,
                                                              82,
                                                                   A1,
    83.
         FB.
             B6.
                  CE.
                     29,
                                            50.
                                                 94.
         35, AC,
                           48,
                               EE,
                                        40,
                                                 7E,
                                                     70,
30,
    36,
         B5,
             28,
                 31, D4,
                          E1,
                               24,
                                   F4,
                                        6B,
                                            2C,
                                                 В8,
                                                     DE,
                                                              05,
                                            F8,
         CF.
             C1.
                  9C,
                      28,
                          68,
                               3E.
                                        50.
                                                 D7.
                                                     82.
                  5B, 34,
                           03,
    6B,
         74,
             F0, C6,
                     C6,
                          C0,
                                   C9,
                                        4C,
                                            5B,
                                                 0C,
                                                     B5,
00,
                                                              E1, 28,
                               2A,
    87,
         EC,
             8D,
                  А5,
                      2C,
                          93,
                               C2,
                                        41,
                                            F6,
                                                 DC,
                                                     EB,
         BB, 78, 30,
                     10,
                          7C,
                               3A, 61,
                                        3E,
                                            39,
                                                 52,
```

Figure 3: COE File data for test simulation

As is visible the ROM is able to fetch the correct value based on the input address, which will be required during later stages of implementation.

5.2 Simulation of RAM




Figure 4: Testing RAM implementation

As is visible by the yellow marker, on the rising_edge (at 25 ns) of clk, when we (write enable) is 1, current data_in is written to the data_addr, which is visible on the next rising_edge (at 35 ns) on data_out (when we is 0), thus giving expected behaviour.

5.3 Simulation of XOR




Figure 5: Testing XOR implementation

Generic block allows us to have flexibility over the lengths of inputs , which is useful at later stages of implementation.

${\bf 5.4 \quad Simulation \ of \ Inv_Sub_Bytes}$




Figure 6: Testing Inv_Sub_Bytes Implementation

Note that the implementation uses INV_SBOX data from the previously mentioned coe, hence the waveform matches the expected output

5.5 Simulation of Inv_Row_Shift




Figure 7: Testing Inv_Row_Shift Implementation

The implementation's waveform matches the expected output as the 4 set of 4 bytes receive 0,1,2,3 rotations which the desired outcome.

5.6 Simulation of Inv_Mix_Columns




Figure 8: Testing Inv_Row_Shift Implementation

The implementation takes the input as given in the handout and the waveform matches the expected output as per the handout, verifying it's implementation. Another image has been attached to show intermediate calculation steps below:




Figure 9: Testing Inv_Row_Shift Implementation - Calculation steps

5.7 Simulation of Scrolling Output on Seven Segment Displays




Figure 10: Testing Scrolling Output Implementation - Overview

As is visible, Fig:10 shows the overall scrolling output (d_0,d_1,d_2,d_3) denotes the ASCII value of character, which decrypted and to be displayed on the respective 4 seven segment displays. It is sequentially changed in order to produce a scrolling effect. Note that Fig: 11 shows handling of loop around and Fig: 12 shows edge-triggered cyclic change.




Figure 11: Testing Scrolling Output Implementation - Looping of output




Figure 12: Testing Scrolling Output Implementation - Transition based on scroll_clk