COL215: Common Vivado Errors

Naman Jain

SIT, Indian Institute of Technology

Error overview

- Error 1: Poor placement for routing between an IO pin and BUFG
- Error 2: Rule violation (MDRV-1) Multiple Driver Nets
- Error 3: Rule violation (LUTLP-1) Combinatorial Loop

Error: Poor placement

```
1
                 entity poor_placement is
                   Port (
 2
                      clk: IN std_logic;
 3
                      sw: IN std_logic_vector(13 downto 0);
 4
                      led: OUT std_logic_vector(1 downto 0)
 6
                 end poor_placement;
 7
 8
                 architecture Behavioral of poor_placement is
10
                 signal i: integer := 0;
                 begin
11
                      led <= std_logic_vector(to_unsigned(i, 2));</pre>
12
                      sample: process (clk), sw(0))
13
                      begin
14
                          if (rising_edge (sw(0))) then
15
                              i <= i + 1:
16
17
                          end if:
                            if(rising_edge(clk)) then
18
                                 if (sw(0) = '1')
                                                  then
19
                                    i <= i + 1:
20
                                 end if;
21
                            end if:
22
                      end process;
23
                 end Behavioral;
24
```

Error: Poor placement

😘 Implementation (3 errors)

∨ □ Place Design (3 errors)

• Place 34-514 Place placement for routing between an ID pins and BUFG. This sub-optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE conditant in the xot-tie to demain its message to a WARRING. However, the use of this override is highly documpaged. These examples can be used describ the bus cells the so entire his object in the condition of the source of the condition of the

sw_IBUF[0]_inst (IBUF.0) is locked to IOB_X0Y11

and sw_BUF_BUFG(0_inst (BUFGJ) is provisionally placed by clockplacer on BUFGCTRL_X0Y0

Error: Multiple Driver nets

```
1
                 architecture Behavioral of poor_placement is
 2
 3
                 signal i:_integer := 0;
                 begin
 4
                     led <= std_logic_vector(to_unsigned(i, 2));
                     sample: process (clk, sw(0))
 6
                     begin
 7
                          if(rising_edge(clk)) then
 8
                              if (sw(0) = '1') then
 9
                                  i <= i + 1;
10
                              end if:
11
12
                          end if:
                     end process;
13
                     sample2: process (clk)
14
                     begin
15
                          if(rising_edge(clk)) then
16
                              i <= i + 2;
17
                          end if;
18
                     end process;
19
                 end Behavioral;
20
```

Error: Multiple driver net



Error: Combinatorial Loop

```
1
                 architecture Behavioral of poor_placement is
                                                             in - indetermination
 2
                 signal i: integer := 0;
 3
                 signal j, k: std_logic := '0';
                 begin
 5
                      | \cdot | = sw(0) and sw(1) and
 6
                     led(0) <= j;
                      --i \le sw(0) and sw(1);
 8
 9
                      --sample3: process(clk
10
                      --beain
11
                            if (rising_edge(clk)) then
12
13
                            end if;
14
15
                      --end process;
                      --led(0) \le j \text{ and } k
16
                 end Behavioral;
17
```

Error: Combinatorial Loop

