# COL215 HW Assignment 2 - 4-Digit 7-Segment Display

Submission By:

Yash Rawat Priyanshi Gupta 2023CS50334 2023CS10106

Department of Computer Science and Engineering Indian Institute of Technology, Delhi

September 01, 2024






Figure 18. Common anode circuit node.

## 1 Assignment Problem Statement

Design a combinational circuit that takes a single 4-bit hexadecimal or decimal digit input from the switches and produces a 7-bit output for the seven-segment display of Basys 3 FPGA board. Extend the design to create a circuit that drives all 4 displays for displaying 4 digits together.

### 1.1 Overview of Assignment:

The assignment requires us to design three modules with the following inheritance logic:




Figure 1: Overview of Design of Assignment

We will also define a wrapper VHD File - 7Seg\_Display to implement all of the logic and take respective inputs for all the components. The 4:1 MUX accepts the 4 Hexadecimal input signals to be displayed on 7 Segment Display. The timing circuit governs the anode to be displayed as well as provides the corresponding selection bits to MUX. Finally the decoder module decodes the 7-bits using minimised combinational logic to drive the cathodes of display. The in-depth explanation of all the three components and their inheritance is explained later.

# 2 Design Decisions of Overall Project

## 2.1 Hexadecimal Digits

Since we are implementing display of 4 hexadecimal digits, we require 16 input bits from the board (accepted from the 16 switches available on board) to represent the input's to . We use the following symbols for representation on 7 Segment display:




Figure 2: Caption

# 2.2 Truth Table - For BCD to 7 Segment Display

Digits & Input Bits						$7 \text{ S}\epsilon$	egm	ent	Dis	play	7	Min-Terms: $f(A, B, C, D)$
Digit	A	В	С	D	a	b	c	d	е	f	g	Min-Term Index
0	0	0	0	0	1	1	1	1	1	1	0	$m_0$
1	0	0	0	1	0	1	1	0	0	0	0	$m_1$
2	0	0	1	0	1	1	0	1	1	0	1	$m_2$
3	0	0	1	1	1	1	1	1	0	0	1	$m_3$
4	0	1	0	0	0	1	1	0	0	1	1	$m_4$
5	0	1	0	1	1	0	1	1	0	1	1	$m_5$
6	0	1	1	0	1	0	1	1	1	1	1	$m_6$
7	0	1	1	1	1	1	1	0	0	0	0	$m_7$
8	1	0	0	0	1	1	1	1	1	1	1	$m_8$
9	1	0	0	1	1	1	1	0	0	1	1	$m_9$
A	1	0	1	0	1	1	1	0	1	1	1	$m_{10}$
b	1	0	1	1	0	0	1	1	1	1	1	$m_{11}$
C	1	1	0	0	1	0	0	1	1	1	0	$m_{12}$
d	1	1	0	1	0	1	1	1	1	0	1	$m_{13}$
E	1	1	1	0	1	0	0	1	1	1	1	$m_{14}$
F	1	1	1	1	1	0	0	0	1	1	1	$m_{15}$

## 2.3 Minimizing the Combinational Logic using K-Maps


#### 2.3.1 Segment a



The reduced formula for segment a using the mentioned K-Map reduction is as following :

$$f(A, B, C, D) = A'B'D' + A'BD + AC'D'$$
$$+AB'C' + A'C + BC + CD'$$


## 2.3.2 Segment b



The reduced formula for segment b using the mentioned K-Map reduction is as following :

$$f(A, B, C, D) = A'C'D' + A'CD +$$
$$AC'D + B'D' + A'B'$$


### 2.3.3 Segment c



The reduced formula for segment c using the mentioned K-Map reduction is as following:

$$f(A, B, C, D) = A'CD + A'C' +$$
$$A'B + C'D + AB'$$


#### 2.3.4 Segment d



The reduced formula for segment d using the mentioned K-Map reduction is as following :

$$f(A, B, C, D) = A'B'D' + B'CD +$$
$$BC'D + BCD' + A'C'D'$$

#### 2.3.5 Segment e




The reduced formula for segment e using the mentioned K-Map reduction is as following :

$$f(A, B, C, D) = B'C'D' + AB +$$

$$CD' + AC$$

#### 2.3.6 Segment f




The reduced formula for segment f using the mentioned K-Map reduction is as following :

$$f(A, B, C, D) = A'BC' + BCD' +$$

$$AB' + AC + C'D'$$

#### 2.3.7 Segment g



The reduced formula for segment g using the mentioned K-Map reduction is as following:

$$f(A, B, C, D) = A'B'C + A'BC'$$
$$CD' + AB' + AD$$

## 3 Design Decisions for Modules

## 3.1 Hexadecimal-To-7-Segment-Display

Decoder is a combinational module which accepts the 4 input bits from the MUX\_4BIT to be displayed on a seven segment display. Then the decoder implements the reduced combinational logic and sets the respective states of cathodes to drive the output on the seven segment display.

```
1 library ieee;
use ieee.std_logic_1164.all;
  entity seven_seg_decoder_hex is
      port (
          dec_in : in std_logic_vector(3 downto 0);
6
          dec_out : out std_logic_vector(6 downto 0)
      );
9 end seven_seg_decoder_hex;
  architecture Behavioral of seven_seg_decoder_hex is
      signal A, B, C, D : std_logic;
  -- Basys 3 board uses Active Low Pins hence the values are inverted
14
  -- Logic from actual reduced expression using K-map
  -- (Sum of Min terms method)
17
      Seg_Decoder_HEX : process(dec_in)
18
      begin
19
          D <= dec_in(0);</pre>
          C <= dec_in(1);</pre>
21
          B \leq dec_in(2);
22
          A <= dec_in(3);
23
          dec_out(0) <= -- Logic of a
          dec_out(1) <= -- Logic of b
25
          dec_out(2) <= -- Logic of c</pre>
26
          dec_out(3) <= -- Logic of d
```

```
dec_out(4) <= -- Logic of e
dec_out(5) <= -- Logic of f
dec_out(6) <= -- Logic of g

end process;
end Behavioral;</pre>
```

Listing 1: Decoder Code

#### 3.2 4:1 MUX

The board is used to generate 4 hexadecimal inputs, one for each seven segment display. Since the cathodes of all the 4 displays are common, the timer circuit provides select bits:  $dec_in$  which also corresponds to the anode, i.e. one of the four 7 Segment displays which are being driven. The implemented MUX\_Process chooses the hexadecimal input to be displayed using case statement, which is passed onto the decoder module to be decoded into 7 segment bits.


```
1 library ieee;
use ieee.std_logic_1164.all;
  entity MUX_4BIT is
      port(
5
           mux_s : in std_logic_vector(1 downto 0);
6
           mux_d0 : in std_logic_vector(3 downto 0);
           mux_d1 : in std_logic_vector(3 downto 0);
           mux_d2 : in std_logic_vector(3 downto 0);
9
           mux_d3 : in std_logic_vector(3 downto 0);
           mux_out_to : out std_logic_vector(3 downto 0)
      );
  end MUX_4BIT;
13
  architecture Behavioral of MUX_4BIT is
14
15 begin
      MUX_Process: process(mux_s, mux_d0, mux_d1, mux_d2, mux_d3)
16
      begin
17
           case mux_s is
18
               when "00" =>
19
                   mux_out_to <= mux_d0;</pre>
20
               when "01" =>
21
                   mux_out_to <= mux_d1;</pre>
22
               when "10" =>
23
                   mux_out_to <= mux_d2;</pre>
24
               when "11" =>
25
                   mux_out_to <= mux_d3;</pre>
26
               when others =>
                   mux_out_to <= "0000";
28
           end case;
29
      end process;
30
31 end Behavioral;
```

Listing 2: 4:1 MUX

### 3.3 Timing Circuit

Timing circuit is the Crux of this project. Since the cathodes of all the four 7 Segment displays are common, we need a way to cycle through the different anodes and a way to keep track which hexadecimal input is to displayed on the given anode (which is what the 4:1 MUX module implements).

This module also accepts **clk\_in** from the Basys3 board, an inbuilt 100 MHz clock. For our practical purposes using such a high frequency clock is not viable since it may cause flickering issues, care is taken to implement a **new\_clk** which uses a **counter** and **N** to increase the time period from 10 ns to 10.24 ms, a frequency 97.65625 Hz as given below.



Since human eye' vision is persistent at these refresh rates, the MUX\_PROC process changes the state of mux\_select\_counter cyclically according to the rising\_edge of new\_clk and assigns it to mux\_select which goes to MUX module. This part handles the cyclical change of anodes which allow us to display all 4 digits perceived at once.

Finally the **ANODE\_select** process chooses the anode states for choosing which anode the digit is to be displayed upon.

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5
6
  entity Timing_block is
      Port (
          clk_in : in STD_LOGIC; -- 100 MHz input clock
8
          reset : in STD_LOGIC; -- Reset signal (Resetting the
9
     internal signals to known states)
          mux_select : out STD_LOGIC_VECTOR (1 downto 0); -- Signal
     for the mux
          anodes_tout : out STD_LOGIC_VECTOR (3 downto 0) -- Anodes
11
     signal for display
      );
  end Timing_block;
13
14
15 architecture Behavioral of Timing_block is
```

```
constant N : integer := 511; -- <need to select correct value>
16
      signal counter: integer := 0;
17
      signal mux_select_counter : STD_LOGIC_VECTOR (1 downto 0) := "00
18
      signal new_clk : STD_LOGIC := '0';
19
20
21 begin
22 -- Process 1 for dividing the clock from 100 Mhz to 1Khz - 60hz
_{23} -- Gives rise to a clock with t = 10.24 ms or f = 97.65625 Hz
      CLK_PROC: process(clk_in, reset)
24
25
       begin
           if(reset = '1') then
26
               counter <= 0;</pre>
27
               new_clk <= '0';
28
29
           elsif rising_edge(clk_in) then
30
               if counter = N then
                    counter <= 0;</pre>
31
                    new_clk <= not new_clk;</pre>
32
33
               else
                    counter <= counter + 1;</pre>
34
               end if;
35
           end if;
36
37
       end process;
38
       -- Process 2 for mux select signal
39
       MUX_PROC: process(new_clk, reset)
40
       begin
41
           if(reset = '1') then
42
               mux_select_counter <= "00";</pre>
43
           elsif(rising_edge(new_clk)) then
44
               mux_select_counter <= mux_select_counter + 1;</pre>
45
           end if;
46
           mux_select <= mux_select_counter;</pre>
47
       end process;
48
49
       --Process 3 for anode signal
       ANODE_select: process(mux_select_counter, reset)
50
       begin
51
           if(reset = '1') then
52
               anodes_tout <= "1111";
                                       = "00") then
           elsif(mux_select_counter
54
                anodes_tout <= "1110";
           elsif (mux_select_counter = "01") then
56
                anodes_tout <= "1101";
57
                                         = "10") then
           elsif (mux_select_counter
58
               anodes_tout <= "1011";</pre>
           elsif (mux_select_counter = "11") then
60
               anodes_tout <= "0111";
61
           end if;
62
       end process;
63
65 end Behavioral;
```

Listing 3: Timing Circuit

Note that whenever the board detects reset, the **counter** and the **new\_clk** is restored to a known default. Also all the displays/anodes are switched off to show the circuit is in a reset state.

### 3.4 7Seg\_Display - The Final Wrapper

This instantiates all the other modules as entities and implements the necessary signals for input form the board to the modules and the output back to board.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
  entity display_seven_seg is
4
      Port (
          clock_in : in STD_LOGIC; -- For Timing_Block
6
          reset_timer : in STD_LOGIC; -- For Timing_Block
          d0: in std_logic_vector(3 downto 0); -- For MUX_Block
          d1: in std_logic_vector(3 downto 0); -- For MUX_Block
          d2: in std_logic_vector(3 downto 0); -- For MUX_Block
          d3: in std_logic_vector(3 downto 0); -- For MUX_Block
          an : out STD_LOGIC_VECTOR (1 downto 0); -- For Timing_Block
          seg : out STD_LOGIC_VECTOR (3 downto 0) -- For Timing_Block
14
  end display_seven_seg;
15
16
  architecture Behavioral of display_seven_seg is
18
      component Timing_block is
19
          Port (
20
              clk_in : in STD_LOGIC; -- 100 MHz input clock
21
              reset : in STD_LOGIC; -- Reset Signal
22
              mux_select : out STD_LOGIC_VECTOR (1 downto 0); -- IN to
23
      MUX_Block
              anodes_tout : out STD_LOGIC_VECTOR (3 downto 0) --
     Anodes signal for display
25
      end component;
      component seven_seg_decoder_hex is
28
              dec_in : in std_logic_vector(3 downto 0);
              dec_out : out std_logic_vector(6 downto 0)
31
          );
32
      end component;
33
      component MUX_4BIT is
35
          port (
36
              mux_s : in std_logic_vector(1 downto 0);
37
              mux_d0 : in std_logic_vector(3 downto 0);
              mux_d1 : in std_logic_vector(3 downto 0);
39
              mux_d2 : in std_logic_vector(3 downto 0);
40
              mux_d3 : in std_logic_vector(3 downto 0);
```

```
mux_out_to : out std_logic_vector(3 downto 0)
42
          );
43
      end component;
44
      signal mux_sel: std_logic_vector(1 downto 0);
46
      signal mux_out_dec: std_logic_vector(3 downto 0);
47
48
49
      Timer_Block : -- UUT and Port Mapping for Timing Circuit
50
      MUX_Block :-- UUT and Port Mapping for MUX
52
      Decoder_Block : -- UUT and Port Mapping for Decoder
54
56 end Behavioral;
```

## 4 Submission Details

### 4.1 Simulation Snapshots

#### 4.1.1 Simulation of Hexadecimal Decoder




Figure 3: Simulation of Decoder

A point to note is that the output seems flipped in comparison to Truth Table. This is because the cathode pins on the Basys board work in low configuration. This holds everywhere in the simulation and the implementation.

- 4.1.2 Simulation of 4:1 MUX
- 4.1.3 Simulation of Timing Circuit

# 4.2 Schematic Snapshots




Figure 4: Schematic

## 4.3 Resource Utilization




Figure 5: Resource Utilization

# 4.4 Output on FPGA Board




Figure 6: Basys Board output 1




Figure 7: Basys Board output 2