

DIGITAL LOGIC

Ankit Sir

Uncode GATE Computer Science
GATE AIR 1 2014, 2018


58 lectures

Digital logic -

- ① Digital has been derived from the word digit
- ② It represents a system with finite number of possibilities


Analog v/s Digital - * all real world signals are analog.

→ Analog signals are continuous while digital signals are discrete.



→ Analog = infinite possibilities

Digital = finite possibilities




→ digital logic


Topic how it work which need new logic
minimization for reducing string after what is a stronger fit.

Syllabus


- Number system → logic of pattern
- Computer Arithmetic (fixed and floating point)
- Boolean Algebra
- logic Minimization
- Combinational logic circuits
- Sequential logic circuits



Minimization string = pattern
minimization string = logic



NUMBER SYSTEMS



Positional Number system -

system in which position of a digit determines the weightage of the digit in the number.

Base:- number of unique digits in a no. system.

Base	Terminology	Range
2	Binary	0, 1
3	Ternary	0, 1, 2
8	Octal	0-7
10	Decimal	0-9
16	Hexadecimal	0-9, A-F

$$\textcircled{1} \quad (619)_{10} \rightarrow (?)_8$$

8 | ~~619~~
 8 | ~~77~~
 8 | ~~9~~ - 5
 | = 1 ↑

$$\therefore (619)_{10} = \underline{(1153)_8}$$

number remains

$$\textcircled{2} \quad (1153)_8 \rightarrow (?)_{10}$$

number remains

$$1 \quad 1 \quad 5 \quad 3$$

$$8^3 \quad 8^2 \quad 8^1 \quad 8^0$$

$$= 3 + 40 + 40 + 512$$

$$= 619$$

number remains

$$\therefore (1153)_8 = \underline{(619)_{10}}$$

$$\textcircled{3} \quad (1001)_2 = (?)_3$$

number remains

$$1 \quad 0 \quad 0 \quad 1$$

$$2^3 \quad 2^2 \quad 2^1 \quad 2^0$$

$$= 0 \cdot 1 + 8 = 9$$

number remains

$$\therefore (1001)_2 = \underline{(9)_{10}}$$

$$(9)_{10} = (?)_3$$

number remains

$$3 | 9$$

$$3 | 3 - 0$$

$$1 - 0 \uparrow$$

$$\therefore (9)_{10} = \underline{(100)_3}$$

$$\therefore (1001)_2 = \underline{(100)_3}$$

$$\textcircled{4} \quad (1100101)_2 = (?)_8$$

~~$\frac{001}{\perp} \frac{100}{4} \frac{101}{5}$~~ $\therefore (1100101)_2 = (145)_8$

$$\textcircled{5} \quad (10010001110011010001)_2 = (?)_8$$

~~$\frac{2}{2} \frac{2}{2} \frac{1}{1} \frac{6}{3} \frac{3}{2} \frac{2}{2} + 1$~~ $\therefore \text{Ans} = \underline{\underline{(2216321)_8}}$

$$\textcircled{6} \quad (2467531)_8 = (?)_2$$

~~$(1010011011110101011001)_2$~~

$$\textcircled{7} \quad (7542106)_8 = (?)_2$$

~~$(111101100010001000110)_2$~~

$$\textcircled{8} \quad (0100 \underbrace{1011}_{B} \underbrace{101}_{B} \underbrace{1000}_{\perp} \underbrace{100101100}_{C})_2 = (?)_{16}$$

~~$\therefore \text{Ans} \rightarrow (4BB12C)_{16} = (281)_{16}$~~

$$\textcircled{9} \quad (4BC \text{ } DA975)_{16} = (?)_2$$

~~$(0100101110011011010100100101110101)_2$~~

Ques

$$\text{If } (2.3)_{\text{base 4}} + (1.2)_{\text{base 4}} = (y)_{\text{base 4}}.$$

What is value of y ?

$$(2.3)_4 = 2 + 0.25 \times 3 = 2.75_{10}$$

$$(1.2)_4 = 1 + 0.25 \times 2 = 1.5_{10}$$

$$2.75 + 1.5 = (4.25)_{10}$$

$$4 \mid 4 \quad \downarrow \\ 1 - 0 \uparrow \quad \quad \quad 0.25 \times 4 = 1 \uparrow$$

$$\therefore \underline{\text{Ans} - (10.1)_4} \quad (182 \text{ marks})$$

$$(100.11010111101100101)$$

$$\begin{array}{r} 2.3 \\ \hline 1.2 \\ \hline 5 \end{array}$$

$$\begin{array}{r} 4 \mid 5 \\ \hline 1 - 1 \end{array}$$

$$\begin{array}{r} 10.1 \\ \hline 01100010001001101111 \end{array}$$

$$\begin{array}{r} 4 \mid 4 \\ \hline 1 - 0 \end{array}$$

$$(01100010001001101111)$$

Ques

$$\text{Given: } (135)_x + (144)_x = (323)_x$$

What is value of x ?

$$(135)_x = (x^2 + 3x + 5)_{10}$$

$$(323)_x = (3x^2 + 2x + 3)_{10}$$

$$(144)_x = (x^2 + 4x + 4)_{10}$$

$$\begin{array}{c} x=2 \\ \cancel{x=3} \end{array}$$

$$\cancel{x=6}$$

$$x^2 + 3x + 5 + x^2 + 4x + 4 = 3x^2 + 2x + 3$$

$$2x^2 + 7x + 9 = 3x^2 + 2x + 3 \quad (x+1)(x-6)=0$$

$$x^2 + x - 6x - 6 = 0 \quad x^2 - 5x - 6 = 0 \quad \cancel{x^2 - 2x - 3x - 6 = 0}$$

$$x(x+1) - 6(x+1) = 0 \quad \cancel{x(x-2) - 3(x-2) = 0} \quad (x-2)(x+7) = 0$$

(10) $(43)_x = (y^3)_8$

$$\Rightarrow 4x+3 = 8y+3 \Rightarrow 4x = 8y \Rightarrow x = 2y$$

$$0 \leq y \leq 7 \quad 0 \leq x \leq 14$$

No. of possible solutions = 8

$$x \geq 5 \quad y \geq 3$$

possible soln = y=3, 4, 5, 6, 7

$$\text{Ans} = (0101 \cdot 0110110)$$

(11) $(37.625)_{10} = (?)_2$

$$\begin{array}{r} 37 \\ 2 \overline{)18} \\ 2 \overline{)9} \\ 2 \overline{)4} \\ 2 \overline{)2} \\ 1 \end{array}$$

$$\begin{array}{r} 0.625 \times 2 = 1.25 \\ 0.25 \times 2 = 0.5 \\ 0.5 \times 2 = 1.0 \end{array}$$

$\therefore \text{Ans} = (100101.101)_2$

(12) $(37.625)_{10} = (?)_8$

$$\begin{array}{r} 37 \\ 8 \overline{)45} \\ 4 \end{array}$$

$$0.625 \times 8 = 5.000 - 5$$

Ans = 45.5

$$\text{Ans} = (251200.1000)_2$$

$$13 \quad (78.025)_{10} = (?)_{16} \quad x(\text{EP}) = x(\text{EP})$$

$$\begin{array}{r}
 4 \\
 78 \\
 \underline{\times} 16 \\
 \hline
 78 \\
 78 \\
 \hline
 1248 \\
 \\
 16 \left| \begin{array}{r} 78 \\ 04 \end{array} \right. - \text{DE} \\
 \\
 \text{Am} \rightarrow (4E \cdot 066\ldots)_{16}
 \end{array}$$

$$⑯ (0110110 \cdot 1010)_2 \rightarrow (x)_{10}$$

$$0110110 = \frac{1}{2^1} + \frac{1}{2^3} = \frac{1}{2} + \frac{1}{8}$$

$$32 + 16 + 4 + 2 = 54 \quad \text{Ans} \rightarrow \underline{\underline{54 \times 0.625}}$$

$$\begin{array}{r}
 0.5 + 0.125 \\
 = 0.625
 \end{array}$$

$$(15) \quad \left(\begin{matrix} 7 & 6 & 3 & 2 \\ 8^2 & 8^1 & 8^0 & 8^1 \end{matrix} \cdot \begin{matrix} 15 \\ 8^2 \end{matrix} \right)_8 = \underline{\underline{(\ ?)_{10}}}$$

$$= 2 + 24 + 64 \times 6 + 512 \times 7 + \frac{1}{8} + \frac{5}{64}$$

$$= 2 + 24 + 384 + 3584 + \underline{13}$$

$$= 3994 + 0.203125 \text{ mA}^{64}$$

$$\text{Ans} \rightarrow \underline{\underline{(3994.203125)}},_0$$

$$\begin{array}{r}
 64 \overline{)130} \\
 128 \\
 \hline
 200 \\
 192 \\
 \hline
 80 \\
 64 \\
 \hline
 160 \\
 128 \\
 \hline
 32
 \end{array}$$

$$\textcircled{17} \quad \begin{array}{c} 0(1110011\cdot 10110)_2 \\ \hline 1 \end{array} = (?)_8$$

6 22503 5 3 10110 4 nobi | 22503 5 10110 4 W

Ave - (163.54)8 zebra best pitch ①
downhill dip low leaning ~~is more~~ zebra passed
dip low off road and waiting went

Binary Coded Decimal (BCD)

Express each bit digit as a combination of 4 bits

0 = 0000	5 = 0101
1 = 0001	6 = 0110
2 = 0010	7 = 0111
3 = 0011	8 = 1000
4 = 0100	9 = 1001

$$(74)_{10} = (0111\ 0100)_{BCD}$$

Weighted Codes / Non Weighted Codes

① Weighted Codes :-

binary codes which obey positional weight principle
Each position has specific weight.

Ex → (8421) code

b_3	b_2	b_1	b_0
2^3	2^2	2^1	2^0
8	4	2	1

② Non weighted codes :-

In these types of binary codes, positional weights are not assigned.

Ex → Excess 3 code, gray code.

Excess 3 Code -

also called XS-3

Decimal number \rightarrow 8421 BCD

$0 \rightarrow 3 \rightarrow 0011$
 $5 \rightarrow 8 \rightarrow 1000$
 $9 \rightarrow 12 \rightarrow 1100$

$0011 \rightarrow 5$
 $1011 \rightarrow 8$

Add $0011 \rightarrow$

XS-3

6 sequences are wanted!

0000
0001
0010
0101
1101
1110
1111

Ques

Decimal equivalent of XS-3 no. -

1	1	0	0	1	0	1	0	0	0	1	1	0	1	0	1
2	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
3	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
4	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
5	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
6	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
7	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
8	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
9	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1

↓ ↓ ↓ ↓ ↓ ↓ ↓
12 10 3 4 5

↓ ↓ ↓ ↓ ↓
9 7 0 8 2

↓ ↓ ↓ ↓ ↓
0 1 2 3 4

↓ ↓ ↓ ↓ ↓
BCD & Decimal

Ans \rightarrow 970.42

Gray code

- ① non weighted code (not arithmetic codes)
- ② no specific weight assigned to a bit position

- ③ only one bit will change each time the decimal number is incremented.

- ④ Also known as

→ mid distance code
→ cyclic code

- ⑤ arithmetic operations cannot be performed!

Decimal	BCD	Gray	Gray code
0	0000	0	0000
1	0001	1	0001
2	0010	3	0011
3	0011	2	0010
4	0100	6	0110
5	0101	7	0111
6	0110	5	0101
7	0111	4	0100
8	1000	12	1100
9	1001	13	1101

- an ex for finding TRICK (K-map)

0010
 ↓↑↓↑
 0 0 1 1

∴ 2 in binary
 $\therefore 2 = 0010$ in gray code.

0	1	3	2
4	5	7	6
12	13	15	14
8	9	11	10

-IN OFF - OFF

Reflective codes

- Code is reflective when the code is self complementing
- In other words, self complementing code for 9 = complement of 0 i.e. 10010000000000000000000000000000

Excess 3 (BCD + 0011)


Decimal	BCD	Excess 3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

Example- 2421 BCD , 5421 BCD , Excess 3 code

Sequential codes -

Sequential codes - each succeeding code is one binary number greater than the preceding code.

$\text{Ex} \rightarrow$ Excess 3



Alphanumeric codes

NUMERIC CODES


Codes that represent numbers and alphabets


7 bit code → ASCII (American Standard Code for Information Interchange)
most widely used

8 bit code

↳ EBCDIC (Extended Binary coded Decimal
used in large IBM computers Interchange code)

→ Five bit Baudot code





Data Representation

- Unsigned Magnitude Representation
- Signed Magnitude Representation.
- 1's complement Representation
- 2's complement Representation.

1. Unsigned Magnitude Representation:

only +ve numbers can be represented.

N bits \Rightarrow 0 to $(2^N - 1)$ numbers.

→ maximum no. of bits is N .

2. Signed Magnitude Representation:

MSB is reserved for sign.

$0 \rightarrow +ve$ $1 \rightarrow -ve$.

Both +ve and -ve nos. can be represented.

N bits we can represent from $(2^{N-1} - 1)$ to $(2^{N-1} - 1)$.

Representation	Range
Unsigned Magnitude Representation.	0 to $2^N - 1$
Signed Magnitude representation	$-(2^{N-1} - 1)$ to $2^{N-1} - 1$
1's complement	$-(2^{N-1} - 1)$ to $2^{N-1} - 1$
2's complement.	-2^{N-1} to $2^{N-1} - 1$

Overflow

- ① occurs when more bits are required to store the result.
- ② Overflow cannot occur in addition (or subtraction) if operands have opposite signs.

Storing Real Numbers

2 major approaches of storing real numbers -

→ Fixed point representation.

→ Floating point representation.

1. Fixed point Representation -

fixed no. of bits for integer part and fractional part

Ex → IIII.FFFF

Min value = .0000.0001

Max value = 1111.1111

3 parts

→ Sign field

→ Magnitude field

→ Fractional field

1 101101 100000

1111.1111

1111.1111

Unsigned	Fixed	Point Representation	Integer	Fraction
----------	-------	----------------------	---------	----------

Signed	Fixed Point	Representation	Sign	Integer	Fraction
--------	-------------	----------------	------	---------	----------

Ques

Assume number is using 32 bit format which reserves

1 bit for sign

16 bits for integer part.

15 bits for fractional part.

Find the value in decimal of the min & max that can be stored.

$$[SI] = FSI + FDI = \text{integer}$$

$$\text{Min value} = 1 \quad 000\ldots 0 \quad 000\ldots 01 = -2^{-15}$$

$$\text{Max value} = 0 \quad 111\ldots 1 \quad 111\ldots 11$$

$$= (2^{16} - 1) + \frac{1}{2} \frac{1 - (\frac{1}{2})^{15}}{1 - \frac{1}{2}}$$

$$= 2^{16} - 1 + \frac{1}{2} - \frac{1}{2^{15}} = 2^{16} - \frac{1}{2^{15}}$$

2. Floating point representation

does not have specific number of bits for the integer part and fractional part.

Floating point representation has 3 parts

- Sign bit
- Mantissa
- Exponent.

IEEE Floating Point Representation

Sign	Exp.	Mantissa
$\leftarrow 1 \rightarrow$	$\leftarrow 8 \rightarrow$	$\leftarrow 23 \rightarrow$

Smallest number =

1000-00-1
Intelligence two 1st Comp

Exponent is in excess 127 notation

$$\therefore \text{smallest no.} = -1 * 2^{126}$$

卷之三

Largest Number = 20

$$\text{exponent} = 254 - 127 = 127$$

$$\text{Largest number} = (2^{24} - 1) * 2^{127}$$

~~BOOLEAN ALGEBRA~~

LOGIC GATES



Logic gates -

Basic building block of a digital circuit which is used to make all logic decisions.

(a) NOT gate

(b) BUFFER

(c) AND

(d) NAND

(e) OR

(f) NOR


(g) XOR

(h) XNOR




① Buffer

A buffer has the same output as the input but it increases signal strength so that it can travel for longer distance.



$$\text{Relation: } Y = A$$

support flip flops
as A is high
at edges and
transition times



A	Transition		Truth table
	0	1	
0	0		
1		1	

tabular representation
which tells us
when o/p is 1
it gives value of o/p
for all possible
combination of
inputs.


t_{pd} = propagation delay

time taken by signal to go from
the low state to high state

② Inverter (NOT)


- ① It negates all logic.
- ② Complements the logic.

LOGIC CIRCUITS




at least 2 disjoint time intervals
in any logic circuit, bubble implies inversion.

waveform



A	Y
0	1
1	0

Cascading of inverters




$$B = \bar{A}$$

$$Y = \bar{B} = \bar{\bar{A}} \equiv A \quad ①$$


2 inverters in cascade behave like a buffer with delay = $2 \cdot t_{pd}$
extended period

NOT gate with feedback.

* apply trigger input A i.e.
an input for short duration



$$A = Y \text{ (inverted)}$$



square wave obtained

* if even number of NOT gates are connected in a loop, the output \rightarrow ~~stays at 0 or 1~~ remains stable at 0 for \rightarrow result is 30

* if odd number of NOT gates are connected in a loop, o/p becomes square wave.

$$\text{period of square wave} = 2ntpd$$

$A \oplus A = P$	B	A
0	0	0
1	0	1
0	1	0
1	1	1

no. of transitions with $n = \text{no. of NOT gate}$


$$A+B = A \oplus A$$

and evolution of signal is

$$(P+B)+A = A+(A+B)$$

③ AND gate

Both i/p or conditions must be true in order for o/p to be true or high.



* follows commutative law


$$A \cdot B = B \cdot A$$

* follows associative law


$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Enable and disable AND gate.



The i/p A is not passed to o/p so, AND gate is disabled.




The i/p directly passes to o/p
Enabled AND gate
acts as a buffer.

(4)

OR gate

- atleast one of the inputs must be high in order for o/p to be high.



Wich T/F follows \star follows commutative law


$$A + B = B + A$$

\star follows associative law

$$(A + B) + C = A + (B + C)$$

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

Enable and Disable OR gate.



disabled OR gate.


behaves as buffer
enabled OR gate.

(5)

NAND gate

combination of inverter and AND gate.

$$\text{NAND} = \text{AND} \rightarrow \text{NOT}$$



* 3 input NAND gate cannot be directly obtained for 2 up NAND gates.

A	B	O/P	
		AB	Y
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

* follows commutative law

$$\overline{AB} = \overline{BA}$$


+ does not follow associative law

$$\overline{\overline{ABC}} \neq \overline{A}\overline{BC}$$

$$AB + \overline{C} \neq \overline{A} + BC$$

⑥ NOR gate

combination of OR gate and NOT gate.



*3 i/p NOR gate
cannot be
constructed
directly from
2 i/p NOR gates.

A	B	A+B	$\bar{A} + \bar{B}$
0	0	$\bar{A}\bar{B} = 0$	1
0	1	1	0
1	0	1	0
1	1	1	0

* follows commutative law

$$\overline{A+B} = \overline{B+A}$$

* does not follow associative law


$$\overline{A+B+C} \neq \overline{A} + \overline{B+C}$$

⑦ XOR gate

Exclusive - OR

Two transistors called as inequality detector.

stop until you see 'at' sign (walk) maintained by Williams



* follows commutative law

odd no.

if $1s$ is in \rightarrow O/P is L.

even in

if Is in \rightarrow o/p is 0
i/p

		$x = A \oplus B$	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$A \oplus B = A \oplus A$$

* follows associativ law

$$(A \oplus B) \oplus C = A \oplus (B \oplus C)$$

100


if $A \oplus B = C$

$$\text{then, } A \oplus C = B$$

$$B \oplus C = A$$

⑧ X NOR gate

Exclusive NOR gate
equality detector.



		$A \oplus B = A \oplus B$	$A + B = A + B$	$A \otimes B = A \otimes B$	
		A	B	$X = A \oplus B$	
0	0	0	0	1	
0	0	1	0	0	
1	0	0	1	0	
1	0	1	1	1	

* follows associative law

$$AO(BOC) = (AOB)OC$$



* follows commutative law.

$$AOB = BOA$$

Universal gates

* universal gate is a gate which can implement any boolean function without need to use any other gate type.


NAND gate as ~~inverter~~ universal gate -



$$A = \bar{A} \oplus A$$


NOT

AND






$$X+Y = X \cdot \bar{Y}$$

OR




NOR gate.



XOR gate
(UNAND gates)

jmp



XNOR gate.

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}} = \overline{A + B}$$

$$(\overline{A} + \overline{B}) \cdot (\overline{\overline{A}} + \overline{\overline{B}}) = \overline{A + B} + \overline{\overline{A} + \overline{B}}$$

$$= \overline{AB} + AB$$


$$= A \oplus B$$

stop 80X

$$(A \oplus B) \cdot (\overline{A} \oplus \overline{B}) =$$


$$A \oplus B =$$

NOR gate as universal gate.




$$\begin{array}{c} A \\ \text{NOR} \\ B \end{array} \rightarrow \overline{A+B} = \overline{A}\overline{B}$$

NOT
step 80%




AND




$$\begin{array}{c} \overline{A+B} \\ = \overline{A}\overline{B} \\ = \overline{AB} \end{array}$$

NAND gate.



$$\begin{aligned} & (\overline{A+A}) \cdot (\overline{B+B}) \\ & \overline{A+A} = \overline{A} \cdot \overline{A} \\ & \overline{A} + \overline{B} = \overline{A+B} \\ & \overline{A+B} = \overline{\overline{A}\overline{B}} \\ & = (\overline{A} + \overline{B}) \cdot (A + B) \\ & = A \oplus B \end{aligned}$$


XOR gate.



Two Inverters

\rightarrow Two AND

\rightarrow Two AND



$$A = \bar{A}$$

$$B = \bar{B}$$

$$Y = I + A$$

$$A = I + A$$

$$I = I + I$$

$$O = O A$$

$$A = I A$$

$$A = A A$$

XNOR gate

$$2A + \bar{A} = (1+2) \cdot A$$

For odd no. of inputs, XOR (and) and XNOR are same

$$(1+A)(\bar{A}+A) = 1A + A$$

$$(1-A)(\bar{A}+A) = (\bar{A}) \cdot A = (\bar{A}A)$$


$$A \oplus B \oplus C = A \odot B \odot C$$

$$A + B = A + A$$

$$A \cdot B = B \cdot A$$

*

No. of
NAND gates
No. of
NOR gates



$$\bar{A} \cdot \bar{B} = \bar{A} + \bar{B} = Y$$

$$A = Y, \quad 0 = \bar{Y}$$

$$1 = \bar{Y}, \quad I = Y$$

Want A = 1 -> 1
if 0 then 0

XOR

step contributions

XNOR

NAND

NOR

$$\bar{A} + \bar{B} = \bar{A} + \bar{B} = Y$$

$$1 = Y, \quad 0 = \bar{Y}$$

Want, give 0 & B
so answer A

4

5

1

4

$$A \bar{A} = 0$$

$$A = Y, \quad 1 = \bar{Y}$$

5

step contributions 4

4

1

BOOLEAN ALGEBRA

Used to analyze and simplify the digital logic circuits.
uses 2 binary nos - 0 & 1.


AND Laws -

$$\begin{aligned} A \cdot 0 &= 0 \\ A \cdot 1 &= A \\ A \cdot A &= A \\ A \cdot \bar{A} &= 0 \end{aligned}$$

OR Laws -

$$\begin{aligned} A + 0 &= A \\ A + 1 &= 1 \\ A + A &= A \\ A + \bar{A} &= 1 \end{aligned}$$

Inversion law



Commutative law

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

Associative law

$$(A+B)+C = A+(B+C)$$


$$(A \cdot B)C = A \cdot (B \cdot C)$$

Distributive law

$$A \cdot (B+C) = A \cdot B + A \cdot C$$

$$A + BC = (A+B)C$$

Implication gate and inhibition gate.




$$Y = \overline{\overline{A} \cdot B} = \overline{\overline{A}} + \overline{B} = A + \overline{B}$$

$$\begin{aligned} \text{if } B=0, Y &= 1 \\ B=1, Y &= A \end{aligned}$$

if B is true, then,
A comes as
o/p.

Implication gate



$$Y = \overline{\overline{A} + B} = \overline{\overline{A} \cdot \overline{B}} = A \cdot \overline{B}$$

$$\text{if } B=0, Y=A$$

$$B=1, Y=0$$

if B=1, A does
not reach o/p.

Inhibition gate

De Morgan's first Theorem -

$$\overline{AB} = \overline{A} + \overline{B}$$

A	B	AB	\overline{A}	\overline{B}	\overline{AB}	$\overline{A} + \overline{B}$
0	0	0	1	1	1	1
0	1	0	1	0	1	1
1	0	0	0	1	1	1
1	1	1	0	0	0	0

De Morgan's second Theorem -

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

A	B	$\overline{A} + \overline{B}$	$\overline{B}A + \overline{A}B$	$\overline{A+B}$	$\overline{A} \cdot \overline{B}$	$\overline{A} - \overline{B}$
0	0	(0+1)	0	0	1	1
0	1	1	0	1	0	0
1	0	0	1	0	0	0
1	1	0	0	1	0	0

Principle of duality -

dual of an expression - $A = \overline{B} \cdot \overline{A}$

- changing AND to OR (& vice versa)
- changing zeros to ones and vice versa
- variables & complements remain unchanged.

Concensus Theorem / Redundancy Theorem

- 3 variables must be present in the expression.
- Each variable is repeated twice.
- One variable is present in complemented and uncomplemented form.

After applying this theorem, we take only those terms which contain complemented variable.

Proof:

$$Y = AB + \bar{A}C + BC$$

$$= AB + \bar{A}C + BC(A + \bar{A})$$

$$= AB + \bar{A}C + A\bar{B}C + \bar{A}BC$$

$$= AB(1+C) + \bar{A}C(1+B)$$

$$= AB + \bar{A}C$$

Redundant Literal Rule

Redundant Literal Rule says that

$$A + \bar{A}B = A + B$$

$$A \cdot (\bar{A} + B) = AB$$

→ If there are two terms of the form $A + \bar{A}B$ or $A \cdot (\bar{A} + B)$, then one of them can be removed as it does not contribute to the output.

Shannon's Expansion Theorem

MIN TERMS — product of the variables (in which each operand appears exactly once in true or complemented form).

A	B	C	Minterm
0	0	0	$\bar{A}\bar{B}\bar{C}$
0	0	1	$\bar{A}\bar{B}C$
0	1	0	$\bar{A}BC$
0	1	1	$\bar{A}B\bar{C}$
1	0	0	$A\bar{B}\bar{C}$
1	0	1	$A\bar{B}C$
1	1	0	ABC
1	1	1	$A\bar{B}\bar{C}$

MAXTERMS — sum of variables in which each variable appears exactly once in true or complemented form.

A	B	C	Maxterm
0	0	0	$A+B+C$
0	0	1	$A+B+\bar{C}$
0	1	0	$A+\bar{B}+C$
0	1	1	$A+\bar{B}+\bar{C}$
1	0	0	$\bar{A}+B+C$
1	0	1	$\bar{A}+B+\bar{C}$
1	1	0	$\bar{A}+\bar{B}+C$
1	1	1	$\bar{A}+\bar{B}+\bar{C}$

Canonical SOP \rightarrow sum of products \rightarrow sum of minterms.
 Canonical POS \rightarrow product of sums \rightarrow product of maxterms.

Standard POS \rightarrow simplified \rightarrow each term need not contain all the literals.

Standard POS \rightarrow simplified \rightarrow each term need not contain all the literals.

	$\bar{B}\bar{A}$	0	0
0M	$\bar{B}\bar{A}$	1	0
1M	$\bar{B}\bar{A}$	0	1
2M	$\bar{B}A$	1	1
3M	$\bar{B}A$	0	0
4M	$B\bar{A}$	1	0
5M	$B\bar{A}$	0	1
6M	BA	1	1
7M	BA	0	0

K-map -

① Karnaugh map:

② graphical method which consists of 2^n cells for n variables.

The adjacent cells differ only in single bit position \Rightarrow gray code.

Important terminologies -

1. Implicant: minterm or maxterm.

2. Prime implicant: it is formed by combining maximum possible adjacent cells.

3. Essential Prime implicant:-

prime implicant which contains atleast one minterm or maxterm which

cannot be covered by any other prime implicant.

Design binary to gray code converter using logic gates

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	1
1	0	0	1	1	1	0	0

$$W = \sum m(8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$X = \sum m(4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$Y = \sum m(2, 3, 4, 5) + d(10, 11, 12, 13, 14, 15)$$

$$Z = \sum m(1, 2, 5, 6, 9) + d(10, 11, 12, 13, 14, 15)$$

For W -

AB	CD	$\bar{C}D$	$\bar{C}D$	CD	$\bar{C}D$
$\bar{A}\bar{B}$	0	1	3	2	
$\bar{A}B$	4	5	7	6	
$A\bar{B}$	x ₁₂	x ₁₃	x ₁₅	x ₁₄	
AB	1	1	x	x	
	8	9	11	10	

For X -

AB	CD	$\bar{C}D$	$\bar{C}D$	CD	$\bar{C}D$
$\bar{A}\bar{B}$	0	1	3	2	
$\bar{A}B$	1	4	5	6	
$A\bar{B}$	x ₁₂	x ₁₃	x ₁₅	x ₁₄	
AB	1	1	x	x	
	8	9	11	10	

$$\therefore W = A + B$$

$$X = A + B$$

For Y

AB	CD	$\bar{C}D$	$\bar{C}D$	CD	$\bar{C}D$
$\bar{A}\bar{B}$	0	1	1	2	
$\bar{A}B$	1	4	5	6	
$A\bar{B}$	x ₁₂	x ₁₃	x ₁₅	x ₁₄	
AB	9	9	x ₁₁	x ₁₀	

$$Y = B\bar{C} + \bar{B}C$$

For Z -

AB	CD	$\bar{C}D$	$\bar{C}D$	CD	$\bar{C}D$
$\bar{A}\bar{B}$	0	1	1	3	2
$\bar{A}B$	1	4	5	7	6
$A\bar{B}$	x ₁₂	x ₁₃	x ₁₅	x ₁₄	
AB	8	9	x ₁₁	x ₁₀	


$$Z = \bar{C}D + C\bar{D}$$

Input : $w = A$ (obtained after map of possible simplified output)

$$x = A + B$$

$$y = BC + \bar{B}C$$

$$z = \bar{C}D + C\bar{D}$$



Implicant —

→ product/minterm term in SOP or sum/maxterm term in POS of a Boolean function

$$\text{Ex} \rightarrow F = AB + ABC + BC$$

Implicants are AB, ABC & BC

every term in logic expression is called implicant.



PRIME IMPLICANTS -

group of square or rectangle made up of bunch of adjacent minterms / maxterms.

- Form as large group as possible
- Form all possible combinations
- do not form any smaller group within larger group.

Ex

1	1	2	3
1	1	1	1

3 prime implicants.

ESSENTIAL PRIME IMPLICANTS

Those prime implicants which cover atleast one minterm that can't be covered by any other prime implicant.

1	1		
1	1	1	1

No. of essential prime implicants = 2


Redundant prime implicant do not appear in minimized logic expression

1	1		
1	1	1	1

SELECTIVE PRIME IMPLICANTS

prime implicants which are neither essential nor redundant prime implicants are called Selective Prime Implicant (SPI).

EPI1




SPI1

SPI2

* For maxterm, we replace prime implicant by false prime implicant.

* smaller group within larger group is implicant.



No. of PI = 7

No. of EPI = 1

No. of RPI = 0

No. of SPI = 6

Ques
Given $F = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$,
find number of PI, EPI, RPI and SPI.

		1		
0				
4	1	1	1	1
12	1	1	1	1
8	9	10	11	12

No. of implicants = $8 + 5 + 4 = 17$
 No. of PI = 5
 No. of EPI = 4
 No. of RPI = 1
 No. of SPI = 0

Ques

$$\sum m(0, 1, 5, 8, 12, 13)$$

* If EPI is not there, RPI cannot exist.

1	1			
0				
4	1			
12	1	1		
8	9	10	11	12

No. of implicants = $6 + 5 = 12$
 No. of PI = 6
 No. of EPI = 0
 No. of RPI = 0
 No. of SPI = 6.

Ques

$$\sum (0, 1, 5, 7, 15, 14, 10)$$

1	1			
0				
4	1	1	1	
12	13	14	15	16
8	9	10	11	12

No. of implicants = $6 + 7 = 13$
 No. of PI = 6
 No. of EPI = 2
 No. of RPI = 0
 No. of SPI = 4

\star Number of self dual functions

$$= 2^{n-1}$$

→ Number of minterms = no. of max terms

→ function does not contain mutually exclusive terms.

$$Q = 192 \text{ for all}$$

	00	01	10	11
00	1	1	1	1
01	1	1	1	1
10	1	1	1	1
11	1	1	1	1

Functionally complete boolean function

→ practice

$$\Sigma N = \overline{A} + \overline{B} = \text{stuck at 1 for all}$$

$$\therefore Q = 19 \text{ for all}$$

$$Q = 193 \text{ for all}$$

$$Q = 199 \text{ for all}$$

$$\therefore Q = 192 \text{ for all}$$

	00	01	10	11
00	1	1	1	1
01	1	1	1	1
10	1	1	1	1
11	1	1	1	1

(01, 01, 11, 11, 1, 0) Z

$A + B + \overline{C} = \text{stuck at 1 for all}$

$$\therefore Q = 19 \text{ for all}$$

$$Q = 193 \text{ for all}$$

$$Q = 199 \text{ for all}$$


$$Q = 192 \text{ for all}$$

	00	01	10	11
00	1	1	1	1
01	1	1	1	1
10	1	1	1	1
11	1	1	1	1

COMBINATIONAL CIRCUITS

Combinational circuits consist of logic gates. These circuits operate with binary variables values.

The o/p of combinational circuit depends upon the combination of present inputs.




* Ideally, o/p instantly changes with input
but practically, there is a propagation delay.

Ways of specifying the function of a combinational logic circuit

- Boolean Algebra
- Truth Table
- Logic diagram.

STUDY MATERIAL


Classification of combinational circuits



Majority Detectors -


→ Intrinsic Majority

This circuit gives the output 1 when inputs have more number of 1's than 0's.



②


A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



$$\therefore F = AC + AB + BC$$

④ Circuit diagram —

→ Using AND gate



Minority detector -



gives o/p 1 when inputs have lesser no. of 1s than 0s.

①



A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0


③



$$\therefore F = \overline{BC} + \overline{AB} + \overline{AC}$$

$$= \overline{BC} + \overline{AB} + \overline{AC} = 7$$


④ Logic circuit -



Half Adder -

device which adds 2 bits and produces 2 outputs — sum and carry.

①



②

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

③

$$S = \overline{A}B + A\overline{B}$$

Truth table:

\overline{A}	\overline{B}	B	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


$$C = AB$$

Simplified —

$$S = \overline{A}B + A\overline{B} = A \oplus B$$

$$C = AB$$

④ Logic circuit —




Half adder using only NAND and NOR gates

$$S = A \oplus B = \overline{A}B + A\overline{B}$$


$$C = AB$$

$$(1) \text{ sum} \quad (2) \text{ carry}$$

$$1 \quad 0 \quad 1 \quad 0$$



$\therefore 5 \text{ NAND gates are required.}$




$\therefore 5 \text{ NOR gates are required.}$

Half subtractor

circuit to perform subtraction of 2 binary bits.
 O/p → Difference and borrow.

①



②

X	Y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


③

Simplified expression -

$$D = A \bar{X} \bar{Y} + \bar{X} Y = X \oplus Y,$$

$$B = \bar{X} Y$$

④ Logic circuit diagram




not to due flow

Half Subtractor using NAND and NOR gates.


$$D = X \oplus Y$$

$$B = \overline{X}Y$$


X	Y	D	B
0	0	0	0
1	1	0	1
0	1	1	0
1	0	1	0



5 NAND gates
5 NOR gates required.




No way to get B w/o using 2-3 more gates.



Full Adder

takes 3 inputs and produces 2 outputs — sum and carry.



③

A	B _{Cin}	$\bar{B}C_{in}$	$\bar{B}\bar{C}_{in}$	$B\bar{C}_{in}$	$B\bar{B}C_{in}$
\bar{A}	0	1	3	1	2
A	1	5	4	6	7

Sum = 1 when 1's at input are odd


$$S = A \oplus B \oplus C$$

④

A	$\bar{B}C_{in}$	$\bar{B}\bar{C}_{in}$	$B\bar{C}_{in}$	$B\bar{B}C_{in}$
\bar{A}	0	1	3	2
A	1	5	4	6


$$C_{out} = B\bar{C}_{in} + A\bar{C}_{in} + AB = (A \oplus B)\bar{C}_{in} + AB$$

④ Logic circuit —




Full Adder

Implementation of Full Adder using Half Adders.



$$\therefore 1 \text{ full adder} = 2 \text{ Half adders} + 1 \text{ OR gate}$$



$$C_{out} = (\bar{A}B \oplus AB) \cdot \bar{B}$$

Carry propagated & $\oplus A = 2$ generated

If $A \oplus B = L$ i.e.

when $A=1, B=0$

$A=0, B=1$


If $A=1, B=1$

$A=0, B=0$

$C_{out} = C_{in}$ i.e. carry propagates


$$\begin{array}{r}
 1 \ 1 \\
 1 \ 0 \\
 0 \ 1 \\
 \hline
 1 \ 1 \ 1
 \end{array}$$

$$A \oplus B = 1$$



carry is generated


$$\begin{array}{r}
 1 \ 1 \\
 1 \ 0 \\
 0 \ 1 \\
 \hline
 0 \ 1
 \end{array}$$



Full adder using NAND gates

9 NAND gates are required

go 4 for XOR1, 4 for XOR2, 1 for carry.




(between pmos) $I = 8$ $t = 4$

(pmos are 10 times av) $\bar{I} = 8$


Full adder using NOR gates

9 NOR gates are required



Propagation delay

It is the difference b/w the instant at which input changes and the time at which output changes.



Case I:

$$A=1 \quad B=1 \quad (\text{carry generated})$$


$$X=0 \quad (\text{no edge} \therefore \text{no delay})$$

if $C_{in}=0$, $T_{sum}=T_{O}=0$ no delay

if $C_{in}=1$, $T_{sum}=T_{O}=1$ delay = T_{A2}

$$Y=1 \quad \text{delay} = T_{A1}$$

$$C_{out}=1 \quad \text{delay} = T_{O} + T_{A1}$$



Case II

start due 11.07

$A=1 \quad B=0$ [carry propagated]
 $A=0 \quad B=1$

$X=1 \quad \text{delay} = T_{X1}$

$Y=0 \quad \text{no delay}$

SUM: depends upon Cin

$$t = T_{X1} + T_{X2}$$

if $Cin = 0, Z = 0$

if $Cin = 1, Z = 1$

no delay

$$\text{delay} = T_{X1} + T_{A2}$$

A	B	Cin	Sum	$Cout$
1	0	0	1	1
0	1	0	0	0
0	0	1	0	1
0	0	0	0	0
1	1	1	1	1

$$Cout = 1 \quad (Z=1)$$

$$Cout = 0 \quad (Z=0)$$

$$t = T_{X1} + T_{A2} + T_{OR}$$

$$t = \text{no delay}$$

	0	1
0	0	1
1	1	0

\bar{A}	\bar{B}	\bar{Cin}	Sum	\bar{Cout}
1	0	0	1	1
0	1	0	0	0
0	0	1	0	1
0	0	0	0	0
1	1	1	1	1

$$S \oplus B \oplus A = \bar{Cout}$$

\bar{A}	\bar{B}	\bar{Cin}	Sum	\bar{Cout}
1	0	0	1	1
0	1	0	0	0
0	0	1	0	1
0	0	0	0	0
1	1	1	1	1


$$\bar{Cout} + \bar{B}\bar{A} + \bar{A}\bar{B} = \bar{Cout} + \bar{B}\bar{A}$$

$$\bar{A}(A+\bar{B}) + \bar{B}\bar{A}$$


Full Subtractor

IT 3303


combinational circuit that performs subtraction of 3 bits — minuend, subtrahend & borrow of previous adjacent lower minuend bits.



A	B	Borrow _{in}	Diff	Borrow _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




$$\therefore D = A \oplus B \oplus C$$




$$= \overline{A} B + (\overline{A} + B) B_{in}$$

Logic circuit -



Full Subtractor using Half subtractors -



Full Subtractor using universal gates


→ 9 NAND gates are required.

→ 9 NOR gates are required.

In case of parallel adder / subtractor.

$$Con = n \cdot T_{carry}$$

$$S_n = (n-1)T_{carry} + T_{sum}$$




Carry Look Ahead Adder

- reduces propagation delay by introducing more complex circuit/hardware.

$$C_{out} = (A \oplus B) C_{in} + AB$$

↑
- creates ~~carry~~ ~~propagate~~ ~~propagate~~ ~~generate~~ ~~generate~~ ~~generate~~



carry propagate

carry generate.

$$C_{i+1} = (A_i \oplus B_i) C_i + A_i B_i$$

carry output of i th stage

$$\text{Let } P_i = A_i \oplus B_i \quad G_i = A_i B_i$$

$$S_i = A_i \oplus B_i \oplus C_i = P_i \oplus C_i$$

$$c_{i+1} = (A_i \oplus B_i) c_i + A_i B_i = P_i c_i + Q_i$$

$$c_{i+1} = (A_i \oplus B_i) c_i + A_i B_i = P_i c_i + g_i$$

$$= G_0 + \rho_0 c_{in}$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 \sin \theta)$$

$$= G_1 + P_1 G_0 + P_0 P_1 C_{in}$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_0 P_1 C_{in})$$

$$= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_0 P_1 P_2 C_{in}$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_1 P_2 h_0 + r_0 P_1 P_2 \sin)$$

$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in}$$

All the carries are generated simultaneously.

can be implemented using AND & OR gates.

more hardware required.

$\partial A_1 A_2 = \text{inner product } f_{21}$

$\partial A = \text{an}$ curved line

$$A \oplus A = 0 \quad A \oplus A = 1 \quad A \oplus A = 2$$

Comparators

① compare 2 numbers

② finds out whether one binary number is equal, less than or greater than the other binary number.


		<u>1 bit</u>	A > B	A = B	A < B
A	B		0 + 0	0	1
			0 + 1	0	0
			1 + 0	1	0
			1 + 1	0	1

O/P -

$$A > B : A \bar{B}$$

$$A = B : \bar{A} \bar{B} + A B$$

$$A < B : \bar{A} B$$



2 bit magnitude comparator

1st binary no. = A_1, A_0

2nd binary no. = B_1, B_0

A_1	A_0	B_1	B_0	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	0	1
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	0	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

O/P

Positd Circuit

$$f(A > B) = \sum m(4, 8, 9, 12, 13, 14)$$

$$f(A < B) = \sum m(1, 2, 3, 6, 7, 11)$$

$$f(A = B) = \sum m(0, 5, 10, 15)$$

1	1	1	1	1	0	0
1	1	1	1	0	1	0
1	1	1	0	1	1	0
1	1	0	1	0	1	1
1	0	1	1	1	1	1
0	1	1	0	0	0	1
0	1	0	1	0	1	1
0	0	1	1	1	1	1

$\oplus \oplus A = Y_A$

If I = low point
and 0 = high point
then
Y_A = 1

Simplified logic expression -

$$A > B : A \oplus A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0$$

$$A < B : \bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0$$

$$A = B : (A_1 \odot B_1) (A_0 \odot B_0)$$

Similarly, for 3 bit comparator -

$$A > B : A_2 \bar{B}_2 + (A_2 \odot B_2) A_1 \bar{B}_1 + (A_0 \odot B_0) (A_1 \odot B_1) A_0 \bar{B}_0$$

$$A < B : \bar{A}_2 B_2 + (A_2 \odot B_2) \bar{A}_1 B_1 + (A_0 \odot B_0) (A_1 \odot B_1) \bar{A}_0 B_0$$

$$A = B : (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$$

Parity Circuit

used for error detection $\bar{S} = (A < B) +$

counting no. of 1's

3 bit message			Parity bit
A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	01
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

	\bar{A}	$\bar{B}C$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	1	1	3	1
A	1	4	5	7	6


$$\therefore Y = A \oplus B \oplus C$$

Parity bit = 1 if odd
no. of 1's are present
in data stream.


Multiplexer

- also called data selector.
- combinational circuit with more than one input lines, one output line and more than one select line.

Multiplexer $\rightarrow 2^m \times 1$ or $2^m : 1$ mux.
 $m = \text{no. of select lines.}$



2X1 MUX $Y = X \cdot \bar{S} + \bar{X} \cdot S$



Select	Inputs	Output	Y	z	Select	Y
0	0 0	0	0	1	0 0	D0
0	0 1	0	0	0	0 1	D1
1	1 0	1	1	1	1 0	D2
1	1 1	1	1	1	1 1	D3

$$Y = X \cdot D_0 \cdot \bar{S} + D_1 \cdot S$$


Select	Y
0	D0
1	D1

7 NAND gates required.

4 NAND gates

$$\therefore Y = \bar{S}_1 \bar{S}_0 D_0 + \\ \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + \\ S_1 S_0 D_3$$

$$\text{No. of NAND gates} = m + 2^m + 1.$$




$$\text{No. of NAND gates req.} = 2^{m+m+1} \downarrow \text{OR} \quad \uparrow \text{NOT}$$

Implementation of logic gates using MUX

DigitUM


1) AND gate.




S	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

$$\text{Also, } Z = \bar{X} \cdot \bar{Y} + X \cdot Y = XY$$

AND gate implemented.




2) OR gate.



S	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

$$Z = \bar{X} \cdot \bar{Y} + X \cdot \bar{Y} + X \cdot Y = (X + \bar{X})(\bar{X} + Y) = \underline{\underline{X+Y}}$$

3) NOT gate




$$\begin{aligned} Z &= \bar{X} \cdot 1 + X \cdot 0 \\ &= \underline{\underline{\bar{X}}} \end{aligned}$$

4) NOR gate

	X	Y	Z
S=0	0	0	1
S=1	1	0	0


$Z = \bar{Y} = I_0$



5) NAND gate

	X	Y	Z
S=0	0	0	1
S=1	1	0	0


$Z = \bar{Y} = I_1$



6) XOR gate

	X	Y	Z
S=0	0	0	0
S=1	1	0	1


$Z = Y = I_1$



7) XNOR gate




	X	Y	Z
S=0	0	0	1
S=1	1	0	0

$Z = \bar{Y} = I_0$




* Without any additional circuitry, step 90N
 a $2^m : 1$ MUX can be used to obtain
 all functions of m variables, only some
 functions of $(m+1)$ variables.

4:1 multiplexer as universal gate.




S	Y	X
0	0	0
1	1	0
0	0	1
1	1	1

* choose select lines
 inputs of logic gate & then
 connect o/p of truth table
 as inputs of MUX.




S1	S0	f
0	0	I0 = 1
0	1	I1 = 0
1	0	I2 = 1
1	1	I3 = 0




4) OR gate

A	B	O/P
0	0	0
0	1	1
1	0	1


OR gate is used for summation of two binary numbers.




5) NAND gate




6) NOR gate



7) XOR gate



8) XNOR gate



11	01	10	00	10
1	1	0	1	0
③	④	⑤	⑥	⑦
①	②	⑧	⑨	⑩
1	1	0	1	0

Implementation of functions using multiplexer.

case I: n variable function

$2^n:1$ MUX


No. of variables = No. of select lines

All variables are connected to the select lines

Desired o/p is connected to the input lines.

Ex- $f(A_1, B) = \sum m(1, 3)$ using 4:1 MUX

A	B	O/P
0	0	0
0	1	1
1	0	0
1	1	1




Case II: n variable function

$2^{n-1}:1$ MUX

Ex- $f(A_1, B, C) = \sum m(0, 1, 4, 6, 7)$ using 4:1 MUX

A	B	C	O/P
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1



variables in select lines.

Implementation Table.


\bar{C}	00	01	10	11
C	0	0	1	0
	1	1	0	1
$\bar{C} \cdot C$	0	1	0	1
$\bar{C} + C$	1	0	1	0

Half adder using 2:1 MUX

Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = A \oplus B$$


$$\text{Carry} = AB$$



Half subtractor using 2:1 MUX

A	B	Diff.	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Diff} = A \oplus B, \text{ Borrow} = \bar{A}B$$



** If complement is not available,
half adder requires - 3 2:1 MUX
half subtractor requires 2 2:1 MUX.

Case III: n variable function

2^{n-2} : 1 MUX


$$\text{Ex- } F(A, B, C) = \sum m(0, 3, 4, 6)$$

using 2:1 MUX

Implementation table

	$\bar{A}X + A$
$\bar{B}\bar{C}$	0 4
$\bar{B}C$	1 5
$B\bar{C}$	2 6
BC	3 7

$$\begin{array}{l} \bar{B}\bar{C} + BC \\ \bar{B}\bar{C} + B\bar{C} \\ \hline \bar{C} \end{array}$$



Implementation of full adder using multiplexers - 4:1 MUX & 2 select line


A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Implementation table for sum


$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	0	(1)	(2)
A	(4)	5	6
	\bar{A}	\bar{A}	A

Implementation table for carry

$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	0	1	2
A	4	(5)	(6)
	O	A	A



Output of multiplexer -




$$\begin{aligned}
 F &= \bar{X}\bar{Y} \cdot 0 + \bar{X} \cdot Y \cdot 1 + \bar{X}\bar{Y} \cdot 1 + X \cdot Y \cdot 1 \\
 &= \bar{X}\bar{Y} + X\bar{Y} + XY \\
 &= \bar{X} + Y + X\bar{Y} + XY \\
 &= (X + \bar{X})(X + Y) \\
 &= \underline{\underline{X + Y}}
 \end{aligned}$$

PRIYANSHU SRIVASTAV

Implementation of higher order multiplexer using lower order MUXes

↳ 4.1 Implementing B:1 MUX using 2:1 MUX



S1	S0	f
0	0	a
0	1	b
1	0	c
1	1	d

- * First stage should use LSB as select lines
- * As we proceed further, more significant bits will be used as select lines.

General formula-

To implement N B:1 MUX using A:1 MUX

$$B/A = K_1 \rightarrow \text{no. of MUXes in stage 1}$$


$$K_1/A = K_2 \rightarrow \text{no. of MUXes in stage 2}$$

$$K_{N-1}/A = K_N = 1 \quad (\text{till we obtain } 1)$$

No. of MUXes required = $K_1 + K_2 + K_3 + \dots + 1$ MUXes

DEMULTIPLEXER

→ takes one single input data line & then switches it to any of the no. of individual o/p lines based on select lines.



* Converts serial data signal at the input to a parallel data at its output line.


$$(a\bar{a} + \bar{a}\bar{a})(\bar{a}b + \bar{a}\bar{b})$$

DECODER

Combinational circuit that has n input lines and maximum 2^n output lines.


One of the o/p lines will be high based on the combination of inputs present.

* Demultiplexer
2 decoder
are same
i/p = EN
selective = i/p.




Implementation of functions using decoder.

Half adder.




Half subtractor



* If No. of variables > No. of inputs,

Then, few variables are used as enable input





$$F = (\bar{C}\bar{D} + CD)(A \oplus B)$$

$$= (\bar{C}\bar{D} + CD)(\bar{A}\bar{B} + AB)$$

ENCODER

2^N inputs N outputs

binary code equivalent to the input.



Y_3	Y_2	Y_1	Y_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	0	0	0	1	1

$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_1 + Y_3$$

Priority encoder

If more than one i/p are 1, then, o/p depends upon the highest priority.

Y_3	Y_2	Y_1	Y_0	A_1	A_0	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

$\bar{Y}_3 \bar{Y}_2$	$\bar{Y}_1 \bar{Y}_0$	$\bar{Y}_1 Y_0$	$Y_1 Y_0$	$Y_1 \bar{Y}_0$
0	1	1	2	2
1	4	5	7	6
1	12	10	15	14
1	8	9	11	10


$$A_1 = Y_2 + Y_3$$

$\bar{Y}_3 \bar{Y}_2$	$\bar{Y}_1 \bar{Y}_0$	$\bar{Y}_1 Y_0$	$Y_1 Y_0$	$Y_1 \bar{Y}_0$
0	1	1	1	1
4	5	7	6	6
12	13	15	14	14
8	9	11	10	10

$$A_0 = Y_3 + Y_1 \bar{Y}_2$$

0-0
1-1
2-3
3-2
4-6
5-7
6-5
7-4

Binary to gray code converter using 3:8 decoder and 8:3 encoder



	I ₀	I ₁	I ₂	I ₃ '	I ₄ '	I ₅ '	I ₆ '	Gray code
000	0	0	0	0	0	0	0	000
001	0	0	1	0	1	0	0	001
010	0	1	0	1	0	1	0	010
011	0	1	1	1	0	1	1	011
100	1	0	0	1	1	1	1	100
101	1	0	1	1	0	0	1	101
110	1	1	0	0	0	0	1	110
111	1	1	1	0	1	0	1	111



Sequential Circuit

Combinational logic -
output depends upon
given combination of
inputs.

Sequential logic -
output depends upon
combination of inputs
as well as present
state of system

To store current state of system,
in order to use it in next cycle,
memory elements are needed.

latches


flip flops

State and State Variable

State :- present stored value in the system

State variable :- variable used to represent stored value in
the system.

Ex → 3 bit counter



Q_2, Q_1, Q_0 :- state variables

Combinational Circuits

- ① O/p only depends upon present state of inputs.
- ② No memory element required
- ③ Faster
- ④ Easier to design

Sequential Circuits

- Output depends upon past output and present input.
- Memory elements are required
- slower
- Difficult to design

Synchronous Circuits


- ① all variables change at the same time in synchronism with clock.
- ② o/p of system can change only when clock signal arrives & in the meantime, if i/p changes, the system does not detect it.

Asynchronous Circuits


- ① circuit does not need a clock signal to operate.
- ② As soon as i/p changes, the change is reflected to the o/p as well.

Bistable Multivibrator

↳ Both states 0 & 1 are stable & ckt can stay in any of these states for infinite time until disturbed.



In such a circuit, a particular value 0/1 gets locked/stored/latched.



* metastable state - undesirable state where ckt may get b/w 0 & 1.

[Ball full Analogy]

Stable state - The system remains in a state even after disturbance is applied.

Unstable state - The system automatically moves to other states even without disturbance.



Metastable state - The system remains in that state if not disturbed. If disturbed, it changes state.

LATCHES

basic memory element that is used to store 1 bit of information.

Latches

- Active High - i/p becomes active when HIGH
(using NOR gate)
- Active Low - i/p becomes active when LOW.
(using NAND gate)




S	R	Q_{n+1}	\bar{Q}_{n+1}	State
0	0	Q_n	\bar{Q}_n	HOLD
0	1	0	1	RESET
1	0	1	0	SET
1	1	0	0	INVALID

S	R	Q_{n+1}	\bar{Q}_{n+1}	State
0	0	1	1	INVALID
0	1	1	0	SET
1	0	0	1	RESET
1	1	Q_n	\bar{Q}_{n+1}	HOLD

D-Latch

data latch



also LSR latch with enable i/p


D	E	Q_{n+1}	\bar{Q}_{n+1}
X	0	Hold	Hold
0	1	0	1
1	1	1	0

$$L_S = D \quad R = \bar{D}$$

↳ also called transparent latch

$$Q_{n+1} = D$$



FLIP FLOPS



1. SR Flip Flop

edge triggered.

↪ flip flop checks the o/p values at desired edge of clock and produces corresponding o/p.



After \rightarrow state Table

of all states

Clock	S	R	Q _{n+1}	$\overline{Q_{n+1}}$	1	0
↑	X	X	Q _n	$\overline{Q_n}$	HOLD	X
↑	0	1	Q _n	$\overline{Q_n}$	HOLD	0
↑	1	0	0	1	Reset	1
↑	1	1	L	0	Set	0
↑	1	1	1	1	Invalid	1

↳ characteristic Table.

S	R	Q_n	Q_{n+1}
0	0	0	0 } HOLD
0	0	1	1 } RESET
0	1	0	0 } SET
0	1	1	1 } INVALID
1	0	0	1 } SET
1	0	1	1 } INVALID
1	1	0	1 } INVALID
1	1	1	1 } INVALID

S	$\bar{R}Q_n$	$\bar{R}Q_n$	RQ_n	$R\bar{Q}_n$
\bar{S}	0	1	3	2
S	1	1	1	1

$$Q_{n+1} = S + \bar{R}Q_n$$


characteristic equation

↳ Excitation Table


determine inputs of flip flop using present and next state.

Q_n	Q_{n+1}	S	R
HOLD/ RESET	0	0	0
	0	0	1
	0	0	X } don't care.
SET	1	1	0
RESET	1	0	1
HOLD/ SET	1	1	0

2. JK Flip Flop



JK flip flop using SR flip flop.



↳ State table

$$S = J\bar{Q} \quad R = KQ$$

J	K	S	R	Q_{n+1}	\bar{Q}_{n+1}	
0	0	0	0	Q_n	\bar{Q}_n	HOLD
0	1	0	1	0	1	RESET
1	0	1	1	1	0	SET
1	1	TOGGLE		\bar{Q}_n	Q_n	TOGGLE

\rightarrow characteristic Table -


J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

HOLD

RESET

SET

TOGGLE



$$\therefore Q_{n+1} = \bar{K}Q_n + J\bar{Q}_n$$



\rightarrow Excitation Table -

	Q_n	Q_{n+1}	J	K
HOLD/ RESET	0	0	0 1 0 0	0 1 X 1
TOGGLE/ SET	0	1	1 0 1 1	0 1 X 0
TOGGLE/ RESET	1	0	1 0 X 1	1 1 1 1
HOLD/ SET	1	1	0 1 X 0	0 0 0 1

* No race around condition in edge triggering
 Condition for race around $\rightarrow T_p > \frac{T_{CLK}}{2}$

3. D - Flip Flop

↳ Transparent flip flop.



↳ State Table.

D	CLK	S	R	Q_{n+1}
X	-	X	X	Q_n
0	↑	0	1	0
1	↑	1	0	1

* The i/p D propagates as it is to the o/p
 so, it is called transparent flip flop.

↳ characteristic Table.

CLK	D	Q_n	Q_{n+1}
-	x	0	0
-	x	1	1
↑	0	0	0
↑	0	1	0
↑	1	0	1
↑	1	1	1

$$Q_{n+1} = D$$

↳ Excitation Table.

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1



- * if value of D changes at the same instant the clock edge arrives then, output is based on value of input just before the edge.

1403	13	T	213
0	0	0	0
1	1	0	1
0	0	0	1
1	1	0	1
0	1	1	1

$$13 \oplus T = 1403$$

4. T - Flip Flop

↳ Toggle Flip Flop



↳ State Table.

CLK	T	J	K	Q_{n+1}
-	x	x	x	Q_n
↑	0	0	0	0 HOLD
↑	0	0	1	1 TOGGLE
↑	1	1	1	1

↳ characteristic Table.



CLK	T	Q_n	Q_{n+1}
-	x	0	0
-	x	1	1
↑	0	0	0
↑	0	1	1
↑	1	0	1
↑	1	1	0

$$Q_{n+1} = T \oplus Q_n$$

↳ Excitation Table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Toggle circuit using SR flip flop -



Advantages & Disadvantages

- * All flip flops are free from race around (because they are edge triggered)
- * D-flip flops are used in buffer registers because they can store data temporarily (no null state)

Counters (Application of flip flop)

Type of sequential circuit whose state represents the number of clock pulses given and can be used to count the number of clock pulses.

Types of counters

Synchronous counters

- ① All flip flops have the same clock.
- ② faster
- ③ As no. of states increases, design becomes complicated.
- ④ For counting and waveform generation.
- ⑤ Random sequence can be generated.

Asynchronous counters

- ⑥ O/p of one flip flop is used to derive the clock of other F.
- ⑦ slower (delay keeps on adding)
- ⑧ design is simple.
- ⑨ can be used only for counting
- ⑩ Random sequence cannot be generated.

Important Terminology

1. Up Counter :-

at every clock pulse, the count increases until it reaches maximum.

2. Down Counter :-

at every clock pulse, count reduces by 1 until it reaches minimum.

3. Modulus of a counter :-


number of states in the counting sequence of counter.

4. Lock out :-

- ⑪ It cannot come back to desired states once it goes.

condition when the counter is stuck in a sequence of states which are not part of the counting sequence.

- When 2 counters are cascaded, the overall modulus of combination is product of modulus of 2 counters




* Asynchronous counter

With 'n' flip flops,


$$\text{Max. no. of possible states} = 2^n$$

The max. no. of possible states \geq No. of desired states.



1. Ring counter

o/p of last bit is fed as input to the first stage.



also called shift register counter.

- only one o/p can be high at a time.
- Number of states = No. of flip flops.

n bit ring counter.

↳ n flip flops

↳ no. of states

o total no. of possible states = 2^n

o No. of unused states = $2^n - n$

Period of each

transition = nT_{CK}

O/P is high for T_{CK}


∴ Duty cycle = $\frac{T_{CK}}{nT_{CK}} = \frac{1}{n}$

But


* Ring counter is not self starting

We need to give 1 as i/p to start the counting sequence.

Self starting ring counter.



Ring counter with JK flip flop.



3 bit RING counter states

1 0 0

0 1 0

0 0 1

2. Johnson counter

also known as Twisted ring counter


Switched tail counter

Möbius counter.


Logic diagram -

↳ only one change w.r.t. ring counter is that complement of o/p. of last stage is fed as i/p to the first stage.

using D-flip flop:



using JK flip flop:



For n flip flops,

$$\text{no. of used states} = 2^n$$

$$\text{unused states} = 2^n - 2^n$$

	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1

Q at address 0 to 3 \leftarrow principle of operation

Q at address 0 to 3 \leftarrow principle of operation

above logic is stored 790101010101

Asynchronous counters

In asynchronous counters, the output of previous state acts as the input to the next state.

Binary
 $MOD = 2^n$

all possible states are utilized



Non binary
 $MOD < 2^n$

only some states are utilized.

Up Counter

Down Counter

3 Bit Ripple Up Counter



+ve edge triggering \rightarrow CLK is connected to \bar{Q}


-ve edge triggering \rightarrow CLK is connected to Q

all flip flops operate in toggle mode.

3 Bit Ripple Down Counter

Triggering logic is opposite to an up counter.

positive edge triggered \rightarrow CLK is connected to Q
negative edge triggered \rightarrow CLK is connected to \bar{Q}



* CLK signal is always connected to LSB in asynchronous circuit.

$$\text{delay} = \text{no. of bits toggling} * t_{pd}$$

DIGITAL

LOGIC

Principle of duality -

If expression contains only AND OR and NOT,

Dual of expression can be obtained by

① changing AND to OR and OR to AND

② changing 1 to 0 and 0 to 1

③ variables and their complement remain unchanged

Consensus Theorem

→ 3 variables in expression


→ each variable is repeated twice

→ one variable is present in complemented & uncomplemented form.

$$\overline{AB} + AC + BC = \overline{AB} + AC.$$

Terms containing complemented variable.

Logic gates




NAND gate.

Commutative

$$\overline{A \cdot B} = \overline{B \cdot A}$$

Not associative.

$$\overline{\overline{A \cdot B} \cdot C} \neq \overline{A \cdot \overline{B \cdot C}}$$




NOR gate

Commutative

$$\overline{A + B} = \overline{B + A}$$

Not associative.

$$\overline{\overline{A + B} + C} \neq \overline{A + \overline{B + C}}$$




XOR gate

Commutative \Leftrightarrow

$$A \oplus B = B \oplus A$$

Associative \Leftrightarrow

$$(A \oplus B) \oplus C = A \oplus (B \oplus C)$$



XNOR gate

Commutative \Leftrightarrow

$$A \oplus B = B \oplus A$$

Associative \Leftrightarrow

$$AC(BOC) \neq (AOB)OC.$$

* NAND and NOR gates are called universal gates.

* NOR gates have advantages over NAND gates


↳ becoz of simpler transistor structure, NOR gates are faster than NAND gates.

↳ NOR gates consume less energy than NAND gates.
∴ beneficial for low power applications


* Advantages of NAND over NOR -

- because of these reasons, NAND is preferred in industry.
- ↳ NAND has higher memory capacity than NOR.
 - ↳ NOR is more expensive than NAND.
 - ↳ Size of NOR is greater than size of NAND.
 - ↳ all transistors of NAND are of equal sizes whereas NOR gates don't.


Logic gate:




NAND gate circuits




NOT gate (1)




AND gate (2)



XOR gate (4)




OR gate (3)




XNOR gate (5)


NOR gate circuits




NOT gate (1)




OR gate (2)



AND gate (3)



XOR gate (5)



XNOR gate (4)

K-Map important

Implicant

Prime implicant


Essential prime implicant

Redundant prime implicant

SOP form

is considered

ab	cd	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd	$c\bar{d}$
$a\bar{b}$	0	1	3	2		
$\bar{a}b$	4	5	7	6		
ab	11	12	13	14		
$\bar{a}\bar{b}$	8	9	11	10		



(e) step 001

False implicant

False prime implicant

False essential prime implicant

False redundant prime implicant

(e) step 001

POS form

0s are considered.

$a\bar{b}$	$\bar{c}\bar{d}$	$c\bar{d}$	$\bar{c}d$	$\bar{c}\bar{d}$
$a\bar{b}$	0	1	3	2
$\bar{a}\bar{b}$	4	5	7	6
$\bar{a}b$	12	13	15	14
$a\bar{b}$	8	9	11	10

(e) step 001




(e) step 001

(e) step 001

(e) step 001



(e) step 001



(e) step 001





(e) step 001

Sequential Circuits

NOR gate - Active High
NAND gate - Active Low

using ENABLE input & NAND gates




S	R	Q	\bar{Q}
0	0	No change	
0	1	0	1
1	0	1	0
1	1	No change	

S	R	Q	\bar{Q}
0	0		
0	1	1	0
1	0	0	1
1	1	No change	

- ① Truth Table / Functions Table
- ② characteristic table
- ③ characteristic equation
- ④ Excitation Table.


1. SR Flip flop



③

CLK	S	R	Q	\bar{Q}
0	x	x	No change	
\uparrow	0	0	No change	
\uparrow	0	1	0	1
\uparrow	1	0	1	0
\uparrow	1	1		

②



④

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-

⑤

characteristic equation —


		RQ_n	$\bar{R}Q_n$	$\bar{R}Q_n$	RQ_n	$R\bar{Q}_n$
		0	1	1	3	2
S		0	1	1	3	2
S		1	1	X	1	X

$$\therefore Q_{n+1} = S + Q_n \bar{R}$$

⑥

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

2. JK Flip flop



CLK	J	K	Q	\bar{Q}
0	x	x	No change	
\uparrow	0	0	No change	
\uparrow	0	1	0	1
\uparrow	1	0	1	0
\uparrow	1	1	complement	

J	K	Q_n	Q_{n+1}
0	0	0	00
0	0	1	11
0	1	0	00
0	1	1	01
1	0	0	11
1	0	1	11
1	1	0	11
1	1	1	00

characteristic eqn.

\bar{Q}_n	J	$\bar{K}Q_n$	$\bar{K}\bar{Q}_n$	$\bar{K}Q_n$	$\bar{K}\bar{Q}_n$
0	0	1	1	3	2
1	1	1	1	1	1

$$Q_{n+1} = \bar{K}Q_n + J\bar{Q}_n$$

* Race around condition occurs in level triggered flip flop

when $J=K=1$ and $t_{pd} \ll T_{CLK}$


the state of flip flop oscillates b/w 0 and 1.

solution

Master slave level triggered flip flop

$t_{pd} > T_{CLK}$

Master slave configuration -



When $CLK=1$, master is in operating mode

When $CLK=0$, slave is in operating mode
(-ve level triggered)

In master slave FFs —

↳ o/p may change only once

↳ change in o/p is triggered by -ve edge of clock.

↳ change may occur only during clock's -ve level.

QUESTION



Counters

① sequential logic circuit capable of counting no. of clock pulses arriving at its CLK input.




② can be used as frequency divider.

with n FFs, no. of possible states is

$\text{Mod of counter} \leftarrow N \leq 2^n$
 $\text{No. of states} \leftarrow \text{No. of flip flops.}$



Depending upon clock pulse applied,




Imp.

- ① -ve edge triggered FF + Q as clock up counter
- ② -ve edge triggered FF + \bar{Q} as clock down counter
- ③ +ve edge triggered FF + Q as clock down counter
- ④ +ve edge triggered FF + \bar{Q} as clock up counter

counting

4 bit ripple counter



-ve edge triggered flip flops.

Q_0 is connected to clock

∴ up counter

Counting seq. $\rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \dots \rightarrow 14 \rightarrow 15$

At $Q_0 \rightarrow$ freq. = $f/2$

At $Q_1 \rightarrow$ freq. = $f/4$

At $Q_2 \rightarrow$ freq. = $f/8$

At $Q_3 \rightarrow$ freq. = $f/16$

For ripple counter,
flip flops should
be in toggle
mode.

(optional explanation)