{"payload":{"header_redesign_enabled":false,"results":[{"id":"798904725","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"priyanshuhbti/ECE907-Single-Port-RAM-VLSI-CourseWork","hl_trunc_description":"Single-Port RAM Implementation","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":798904725,"name":"ECE907-Single-Port-RAM-VLSI-CourseWork","owner_id":127726481,"owner_login":"priyanshuhbti","updated_at":"2024-06-21T10:26:03.752Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","amd64","amdgpu","xilinix"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apriyanshuhbti%252FECE907-Single-Port-RAM-VLSI-CourseWork%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/priyanshuhbti/ECE907-Single-Port-RAM-VLSI-CourseWork/star":{"post":"oPPrS31-pLmllm1L6vUKcsiPnW5vuJukUaVlGjbECATmzjoWzraJofq_bGcZqIKpHq7XYXTcimA4CMaqIJhOFQ"},"/priyanshuhbti/ECE907-Single-Port-RAM-VLSI-CourseWork/unstar":{"post":"KQClBmwLI4UNZWAjTb1k3BZrWRL02LM55NWpO-MeS1M_gZYYTAT-aU4fVJrPBsyGhcREL7iXMhTuntj4DPr2Lw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"SiiqKbmT0qDfag7gYIAinIqBunkepwvHE22BbhuTECP-umb3dYsQWMTkCcz3poNaPXdYTyfIMYm3Tm2fDjD2nQ"}}},"title":"Repository search results"}