Physical Implementation

翔 祖

Yoonjin Kim

Full Professor

Division Computer Science Sookmyung Women's University

Outline

Introduction

- Logice Felder IM 4894 377 16
- SSI(Small Scale Integration) technologies —) দাস্তপুর্ন
- VLSI (Very Large Scale Integration) technologies → 契他以
- Determining clock frequency
- **Programmable/reconfigurable IC technology -> エンかし
 - PLD (Programmable Logic Device)
 - FPGA (Field Programmable Gate Array)


好好十般的

- Technology comparison
- · Entire IC design flow 与工C 树毛 税 足 號 .

grogiammable部卫 研络特型工作的杂音

Introduction

- We eventually need to implement the circuit on a physical device from just design.
 - How do we get from (a) to (b)?




SSI(Small Scale Integration) Technologies

一的十分就大概.

- Off-the-shelf logic IC
 - Logic IC has a few gates, connected to IC's pins
 - Known as Small Scale Integration (SSI)
 - Popular logic IC series: 7400
 - Originally developed 1960s
 - At that time, each IC cost \$1000
 - Today, costs just tens of cents

PERESE TO



分型对 VLSI 大型 CHE.

SSI(Small Scale Integration) Technologies

7400-Series Logic ICs

| TABLE 7.1: | Commonly | / used 7400-series IC | Cs. |
|------------|----------|-----------------------|-----|
|------------|----------|-----------------------|-----|

| Part | Description | Pins |
|-----------------|----------------------------------|------|
| 74LS00 | Four 2-input NAND | 14 |
| 74LS02 | Four 2-input NOR | 14 |
| 74LS04 | Six inverters | 14 |
| 74LS08 | Four 2-input AND | 14 |
| 74LS10 | Three 3-input NAND | 14 |
| 7 <u>4LS1</u> 1 | Three 3-input AND | 14 |
| 74LS14 | Six inverters (Schmitt trigger) | 14 |
| 74LS20 | Two 4-input NAND | 14 |
| 74LS27 | Three 3-input NOR | 14 |
| 74LS30 | One 8-input NAND | 14 |
| 74LS32 | Four 2-input OR | 14 |
| 74LS74 | Two D flip-flop, positive edge | 14 |
| | triggered, with preset and reset | |
| 74LS83 | 4-bit binary full-adder | 16 |
| 74LS85 | 4-bit magnitude comparator | 16 |
| | | |




Source: www.digikey.com

SSI(Small Scale Integration) Technologies

- Example: Seat belt warning light using off-the-shelf 7400 ICs
 - Option 1: Use one 74LS08 IC having 2-input AND gates, and one 74LS04 IC having inverters

TABLE 7.1: Commonly used 7400-series ICs. Part Description Pins Four 2-input NAND 14 74LS00 74LS02 Four 2-input NOR 14 74LS04 Six inverters 14 74LS08 Four 2-input AND 14 Three 3-input NAND 74LS10 14 14 74LS11 Three 3-input AND Six inverters (Schmitt trigger) 14 Two 4-input NAND 14 74LS27 Three 3-input NOR 14 74LS30 One 8-input NAND 14 74LS32 Four 2-input OR 14 74LS74 Two D flip-flop, positive edge triggered, with preset and reset 74LS83 4-bit binary full-adder 4-bit magnitude comparator Source: www.digikey.com



(c) Connect 74LS081C ICs to create desired circuit 13 15 16 114 113 112 111 110 19 74LS04IC


114 113 112 111 110 19


(b) Decompose into 2-input AND gates

LSI (Very Large Scale Integration) Technologies

分型的工工的


- We can manufacture our own IC
 - Long time and millions of dollars
 - A. Full-custom or B. semicustom from HDL
- A. Full-custom IC
 - Making a full custom layout
 - They are not synthesized circuit from HDL.
 - Layout describes the location and size of every transistor and wire
 - By using CAD (Computer Aided Design) tools
 - Reserved for special ICs that demand the very best performance or the very smallest size/power.
 - However, Fabrication setup costs, process time, difficulty are very high?





VLSI (Very Large Scale Integration) Technologies

A. Full-custom IC




Faboreti?

IC manufacturers (foundry companies) fabricate ICs based on their own process technologies (currently, MOSFET technology).

ex) Samsung 7nm process, SK Hynix 10nm process, Intel 14nm process, TSMC12nm process, etc.


VLSI (Very Large Scale Integration) Technologies – Gate Array

- B. Semicustom IC from Hardware Description Language (HDL)
 - 1. Gate array or 2. standard cell
 - They are implemented with gates synthesized from HDL.
- B.1. Gate array
 - Series of gates already layout on
 chip ⇒ ঠুলা বুক্ছে অব্লেখ কাম্বান্ত
 - We just wire them together ୬ আৰু টু
 - Using CAD tools
 - Vs. full-custom
 - Cheaper and quicker to design.
 - But worse performance, size, power
 - Very popular



VLSI (Very Large Scale Integration) Technologies – Gate Array


- B.1. Gate array
 - Example: Mapping a half-adder to a gate array



VLSI (Very Large Scale Integration) Technologies – Standard Cell

- B. Semicustom IC
 - 1. Gate array or 2. standard cell
- B.2. Standard cell (亞 예 蝦)
 - Already layout "cells" exist in library,
 not on chip. ⇒ layartol লৈপা প্ৰকাষ্ট্ৰা cellol ফালু.
 - Designer instantiates cells into pre-defined rows, and connects.
 - Vs. gate array
 - Better performance/power/size
 - A bit harder to design
 - Vs. full custom
 - Not as good of circuit, but still far easier to design.

न्तर्य अंति प्रक्रिक्षिण व्याप्त प्रक्रिक्षिण के अपनि प्रक्रिक्षिण के प्रक्रिक्ष के प्रक्रिक्स के प्रक्रिक्ष के प्रक्रिक्स के प्रक्रिक्ष के प्रक्रिक्ष के प्रक्रिक्ष के प्रक्रिक्ष के प्रक्रिक्ष के प्रक्रिक्स के प्




VLSI (Very Large Scale Integration) Technologies – Standard Cell

B.2. Standard cell


Example: Mapping a half-adder to standard cells

型 动性 鹅豆.

Place and voute 虹距划的
大社 电 解 聚熟









Notice fewer gates and shorter wires for standard cells versus gate array, but at cost of more design effort


ante array d'alte


- Designers of digital circuits often want fastest performance.
 - Means want high clock frequency
- Frequency limited by longest register-to-register delay
 - Known as <u>critical path</u>
 - If clock is any faster, incorrect data may be stored into register.
 - Longest path on right is 2 ns
 - Ignoring wire delays, and register setup time/internal delays for simplicity.





- Example shows four paths
 - a to c through +: 2 ns
 - b to c through +: 2 ns
 - a to d through + and *: 7 ns
 - b to d through + and *: 7 ns
 - b to d through *: 5 ns
- Longest path is thus 7 ns
- Fastest frequency
 - 1/7 ns = 142 MHz





Critical Path Considering Wire Delays

Real wires have delay too. - Wheel Semples of Must include in critical path. critical path.


Example shows two paths


Each is 0.5 + 2 + 0.5 = 3 ns

Trend

1980s/1990s: Wire delays were tiny compared to logic delays

- But wire delays not shrinking as fast as logic delays
 - Wire delays may even be greater than logic delays!.






Critical about only of the parties o

Determining Clock Frequency

Critical Path Considering Setup Time/Internal Delays

H register it THE ALL WH delay.

• We must also consider register setup time/internal delay, also add to path.



Critical Path Considering All of Them 与经决型

caffool poth.

- Then add some time to the computed path, just to be safe.
 - For the previous example, let's assume that register setup time is 0.1ns
 and internal delay is 0.05 ns.

Therefore, clock period of 3.5 ns ~ 4 ns is safe.

्रिकाम तिहा है.

They depend on IC process technologies (currently, MOSFET technology).

ex) Samsung 7nm process, SK Hynix 10nm process, Intel 14nm process, TSMC12nm process, etc.

A Circuit May Have Numerous Paths

- Paths can exist
 - In the datapath
 - In the controller
 - Between the controller and datapath
 - May be hundreds or thousands of paths
- Timing analysis tools that evaluate all possible paths automatically very helpful.


 → 大村村 文件表 等于 。

Programmable/Reconfigurable IC Technology

- Manufactured IC technologies require weeks to months to fabricate.
 - And have large (hundred thousand to million dollar) initial costs
- Programmable/Reconfigurable ICs are pre-manufactured.
 - Can implement circuit today
 - Just download bits into device
 - Slower/bigger/more-power than manufactured ICs
 - But get it today, and no fabrication costs.




- Two representative Programmable/Reconfigurable ICs
 - □ PLD (Progammable Logic Device) → logic オサ … (本地)
 - 2 FPGA (Field Programmable Gate Array) → আংথ গ্রা



내고 구현이 개호.


न अन्धान स्मा में का अंध

27/21 type=1 Programmable Reconfigurable ICs



Programmable/Reconfigurable IC Technology – PLD

- Programmable Logic Device (PLD) >> 2001.
 - Developed 1970s (pre-dates FPGAs)
 - Prefabricated IC with large AND-OR structure
 - because of canonical form for representing boolean equations: sum of














OR










Programmable/Reconfigurable IC Technology - PLD

- Programmable Logic Device (PLD)
 - Connections can be "programmed" to create custom circuit
 - Circuit shown can implement any
 3-input function of up to 3 terms


$$-$$
 e.g., $F = abc + a'c'$


AND 17H 7 I term



Programmable Nodes in an PLD

Fuse based – "blown" fuse removes connection





PLD Implementation Example


Common way of drawing PLD connections:


Uses one wire to represent all inputs of an AND

Uses "x" to represent connection

 Crossing wires are not connected unless "x" is present.


 Example: Seat belt warning light using SPLD






Two ways to generate a 0 term

PLD Extensions (> PLD = >>



More on PLDs





- Originally (1970s) known as Programmable Logic Array PLA
 - Had programmable AND and OR arrays (fuse based programmable) nodes).
- AMD created "Programmable Array Logic" "PAL" (trademark)
 - Only AND array was programmable (fuse based programmable nodes).

Lattice Semiconductor Corp. created "Generic Array Logic – "GAL" (trademark)


- Memory based programmable nodes.
- As IC capacities increased, companies put multiple PLD structures on one chip, interconnecting them
 - Become known as Complex PLDs (CPLD), and older PLDs became known as Simple PLDs (SPLD). り去的 PLDかか FPGAMS 松尾艦.

Programmable/Reconfigurable IC Technology – FPGA

- Today, the most popular programmable IC FPGA
 - "Field-programmable gate array"
 - Developed late 1980s
 - Though no "gate array" inside = 4 4 th gate may = 2012.
 - Named when gate arrays were very popular in the 1980s
 - Programmable in seconds.
















(HK/A

GPUYT

始新

(7FPGA 4977E)

→ PLD2中 等是 (中强)

ATT


FPGA Internals: Lookup Tables (LUTs)

- (元) CIK 0号时时 \$\$!? [7] 67H E9时1541
- Basic idea: Asynchronous SRAM can implement combinational logic
 - e.g., 2-address memory can implement 2-input logic
 - 1-bit wide memory 1 function;
 2-bits wide 2 functions


p AND, OR, NOT 없이 흉내안법.

一 FP6程 被比 智规划

Such memory in FPGA known as Lookup Table (LUT)




 Example: Seat-belt warning light (again)




Chose input lookup table 221) UT Sol 3/8 40 Sorties Lookup tables become inefficient for more inputs

- 3 inputs \rightarrow only 8 words


- 8 inputs \rightarrow 256 words; 16 inputs \rightarrow 65,536 words!




- FPGAs thus have numerous small (3, 4, 5, or even 6-input) LUTs
 - If circuit has more inputs, must partition circuit among LUTs
 - Example: Extended seat-belt warning light system: 5 input system => 3 input 2013



- Partitioning among smaller LUTs is more size efficient.
 - Example: 9-input circuit




- LUT typically has 2 (or more) outputs, not just one
- Example: Partitioning a circuit among 3-input 2-output lookup tables



27/1 input 47/1 output Example: Mapping a 2x4 decoder to 3-input 2-output LUTs 2 outouts d0 8x2 Mem. 8x2 Mem. Sub-circuit has 2 Thouts, 2 10 00 d1 01 00 00 10 d2 00 01 a2 a1 00 00 d3 a₀ 5 a0 5 00 00 Subcitcuit nas'v 00 00 6 inplies, Outpute 00 00 D1 D0 D1 D0 i1 i0 d2 d3 d0 d1 (a) (b)_^ 》如此现中码 (ogic LVTs是近型 …) 佛物证 郑州

FPGA Internals: Switch Matrices


- LVT与化器 HPCP EPS 對外答 中
- Previous slides had hardwired connections between LUTs.
- Instead, want to program the connections too. 高物 晚午路 " witch Matrices" 是
- Use switch matrices (also known as programmable interconnect)
 - Simple mux-based version each output can be set to any of the four inputs just by programming its 2-bit configuration memory





FPGA Internals: Switch Matrices


Mapping a 2x4 decoder onto an FPGA with a switch matrix




明测定 (KO) 数是 FPGA

FPGAOI CLKO SIMI SAFTE

FPGA Internals: Configurable Logic Blocks (CLBs)




FPGA Internals: Sequential Circuit Example using CLBs



ア 分號 (CLB † SM) って がまれた。 FPGA Internals: Overall Architecture


 Consists of hundreds or thousands of CLBs and switch matrices (SMs) arranged in regular pattern on a chip



Connections for just one CLB shown, but all CLBs are obviously connected to channels

FPGA Internals: Programming an FPGA

- All configuration memory and LUTs are connected as one big shift register
 - Known as scan chain
- Shift in "bit file" of desired circuit




This isn't wrong. Although the bits appear as "10" above, note that the scan chain passes through those bits from right to left – so "01" is correct here.

Pin

Pclk



Technology Comparisons





Entire IC Design Flow based on HDL

