Introduction to Programmable Processor

Yoonjin Kim

Full Professor

Dept. of Computer Science Sookmyung Women's University

processere

Outline

उक्ते से देश।

- Digital circuit design hierarchy ㅋ আটু 弘 আপ 神
- Overview of <u>programmable processor</u>
- Basic architecture of programmable processor
- RTL-design method for programmable processor > programmable processor 59€ (Register Transfer Level)
- Four-instruction processor example

4개 명령 앤 전쟁한 프네서 예시

Micro processers 전화 예시 VS 당한 학교들은 하느레이트 만든것

Definition of Terms

(용이 정의)

<u>, ટેન</u>્ન ,

Synonym

- CPU (Central Processing Unit)
- GPP (General Purpose Processor)
- Programmable processor
- Microprocessor

Synonym


- Customized digital circuit
- Custom processor
- ASIC (Application Specific Integrated Circuit)
- Dedicated hardware
- Hardware accelerator

() 다怨 멮

Digital Circuit Design Hierarchy क्राज्याविर्धान निर्मान ASIC - इस्के (अन्नार अक्ट) GPP **RTL Design Programmable Processor Custom Processor** (General Purpose Processor) (Application Specific Integrated Circuit) Datapath **अग्रा**स **RTL** Controller Components Component Combinational Sequential **Logic Circuit Logic Circuit** NOT OR **AND Boolean Logic** Gates


Overview of Programmable Processor

- Programmable Processor (General Purpose Processor)
 - Different processing tasks can be programmed and run on GPP.



Overview of Programmable Processor


From Program Code to Programmable Processor



Overview of Programmable Processor

- Well-Known Common Programmable Processors
 - Desktop CPU: Intel-Pentium, AMD-Athlon, Sun Microsys-SPARC
- This Chapter Introduces
 - A very simple programmable processor as shown in the below figure.
 - It's very Instructive understanding the principle of GPP.
 - Real processors can be much more complex.

中级 玉桃 明期.



Basic Architecture of Programmable Processor



cash


Memory

b2树型地里地




- Register File 38 transistors for 1-bit
 - Fastest
 - But biggest size
 - Very expensive
- SRAM 6 transistors for 1-bit
 - Fast
 - More compact than register file
 - Expensive
- DRAM 1 transistor for 1-bit
 - Slowest
 - · And refreshing takes time
 - But very compact
 - Cheap

ने (०८) बार्किनेटर युवानाहर



Basic Architecture of Programmable Processor 2 - Datapath Aspect

- Processing on GPP consists of:
 - Loading some data বাগল প্রকাস Transforming that data নেগল সম্প্রচা Storing that data নেগল মন্ত্র(গ্রা)
- Datapath: Useful circuit in a programmable processor
 - Can read/write data memory, where main data exists.
 - Has register file to hold data locally.
 - Has ALU to transform local data.



Datapath

ALVनार जाएटारी सार्यासका सम्बाध आहे.

Basic Architecture of Programmable Processor

- Basic Datapath Operations


(Data path 321)


- Load operation: Load data from data memory to RF
- ALU operation: Transforms data by passing one or two RF register values through ALU, performing operation (ADD, SUB, AND, OR, etc.), and writing back into RF. REGIM ALUZTARETE


• Store operation: Stores RF register value back into data memory

Each operation can be done in one clock cycle


Load operation







ALU operation



D[9] = D[0] + D[1] – requires a sequence of four datapath operations:


0: RF[0] = D[0] // Load Operation


1: RF[1] = D[1] // Load Operation

2: RF[2] = RF[0] + RF[1] // ALU Operation

3: D[9] = RF[2] // Store Operation

- Each operation is an *instruction* জেৰুণ)
 - Sequence of instructions program
 - GPP decomposes desired computations into processor-supported operations (Load, ALU, Store operation).
 - Store program in *Instruction memory*.
 - Control unit reads each instruction and executes it on the datapath
 - PC: Program counter address of current instruction
 - IR: Instruction register current instruction







To carry out each instruction, the control unit must:

কার্য – Decode – Determine the operation and operands of the instruction. স্ব দুৱা কার্য


পুর্বা – Execute – Carry out the instruction's operation using the datapath.



- To carry out each instruction, the control unit must:
 - Fetch Read instruction from instruction memory I.
 - Decode Determine the operation and operands of the instruction.
 - Execute Carry out the instruction's operation using the datapath.



- To carry out each instruction, the control unit must:
 - Fetch Read instruction from instruction memory I.
 - Decode Determine the operation and operands of the instruction.
 - Execute Carry out the instruction's operation using the datapath.



Basic Architecture of Programmable Processor CPUZ olundesse 叶"RISC"相 RISC+ CISC - Control Unit To carry out *each instruction*, the control unit must: Data memory 24 Fetch – Read instruction from instruction memory I. ALV 7-323303 Decode – Determine the operation and operands of the instruction. Execute – Carry out the instruction's operation using the datapath. Hatelogas bathat 的光光 如何知识的,(对外对对发行。 FULL CANATORIS Instruction memory I 0: RF[0]=D[0] (dota-poth 點) Instruction memory I 1: RF[1]=D[1] 2: RF[2]=RF[0]+RF[1] 0: RF[0]=D[0] 3: D[9]=RF[2] 1: RF[1]=D[1] Instruction memory I 2: RF[2]=RF[0]+RF[1] Data memory **D** 0: RF[0]=D[0] 3: D[9]=RF[2] 1: RF[1]=D[1] D[9]=?? → 201 2: RF[2]=RF[0]+RF[1] 3: D[9]=RF[2] D[9]=ŘF[2 PC ΙR n-bit D[9]=RF[2] 2x1 PC ΙR D[9]=RF[2 Controller Register file RF RF[2]: 201 Controller 明湖湖安安特地 Control unit store Controller (a) ALU Control unit **Fetch** (**b**) Datapath Control unit Decode Execute^(c) 与可胞 叶 侧野型器

RTL Design Method for Programmable Processor

- It's actually same method as custom processor (ASIC) is designed by –
 process composed of 4 steps.
- However, a preliminary step is required Define Instruction Set Architecture.
- Instruction Set Architecture (ISA) List of allowable instructions and their bit-level representation.

fetch -> decode

Step 0

Define Instruction Set Architecture [ISA]

	Step	Description
Step 1	Capture a high-level state machine	Describe the system's desired behavior as a high-level state machine. The state machine consists of states and transitions. The state machine is "high-level" because the transition conditions and the state actions are more than just Boolean operations on bit inputs and outputs.
Step 2	Create a datapath	Create a datapath to carry out the data operations of the high-level state machine.
Step 3 Step	Connect the datapath to a controller	Connect the datapath to a controller block. Connect external Boolean inputs and outputs to the controller block.
Step 4	Derive the controller's FSM	Convert the high-level state machine to a finite-state machine (FSM) for the controller, by replacing data operations with setting and reading of control signals to and from the datapath.

TCAMIN John MR/7/1/2 OPSTET OP

Four-Instruction Processor Example:

Step 0 – Define Instruction Set Architecture

分和 哈里特斯 的 ISHE 的

- ISA for the example processor
 - Instruction length: 16-bit
 - Addressibility of Register File: 16 (bit-width of address port is 4-bit.)
 - Addressibility of Data Memory: 256 (bit-width of address port is 8-bit.)
 - Allowable instructions: Four Instructions (Load, Store, Add, Mult)


16 6H9 9H9 AM

ISA SEED Register 1992/11/13

ISA for Load/Store Instruction

oncode Register Address Memory Address	7 7 0 0 4 0 2 1 0	7	8	9	10	11	12	13	14	15
Opcode Register Address Wiemory Address	Memory Address	Register Address			opcode					

ISA for Add/Mult Instruction




Definition of opcode


opcode	Instruction					
0000	Load					
0001	Store					
0010	Add					
0011	Mult					


46H Ide 1994 = 29 = 1671.

Step 1 – Capture a High-Level State Machine




Step 2 and 3 – Create a Datapath and Connect Datapath to a Controller





Step 4 – Derive the Controller's FSM




Critical Path of Four-Instruction Processor

(神経)


- Let's assume that
 - Delay of 16-bit Adder: 2 ns
 - Delay of 16-bit Multiplier: 8 ns
 - Delay of 16-bit 2x1 Multiplexer: 1 ns
 - Wire delay and register setup time/internal delay are ignored.
- Critical path > 水水水 水 元 水
 - Multiplier (8 ns) + 2x1 MUX (1ns) + 2x1MUX (1ns) = 10 ns = (0×10^{-9}) = = 10-8 =
- Operating Frequency: 100 MHz

$$\frac{31}{31} = \frac{1}{\text{Critical path}} = \frac{1}{10^{-8}} = 10^{8} \text{ Hz}$$



Four-Instruction Processor Example: Cycles Per Instruction [CPI]


- Cycle > (Ko) Etization
- Q: How many cycles are needed to execute instructions using the fourinstruction processor – Cycles Per Instruction [CPI]?
- A: Load instruction requires 5 cycles and other instructions requires 4 cycles. why?
 - CPI can be calculated by counting the number of states corresponding to the instruction.



Instruction	CPI
Load	5 cycles = Fetch (2) + Decode (1) + Execute (2)
Store	4 cycles = Fetch (2) + Decode (1) + Execute (1)
Add	4 cycles = Fetch (2) + Decode (1) + Execute (1)
Mult	4 cycles = Fetch (2) + Decode (1) + Execute (1)

Assembly Program for Four-Instruction Processor

্সামাল্য • Example Program in machine code



Four-Instruction Processor Example: Assembly Program for Four-Instruction Processor

- Machine code (0s and 1s) hard to work with
- Assembly code Uses mnemonics (ผูนน)
 - Load instruction—LD Ra, d
 - specifies the operation RF[a]=D[d].
 - Store instruction—ST d, Ra
 - specifies the operation *D[d]=RF[a]*
 - Add or MULT instruction—ADD or MULT Ra, Rb, Rc
 - specifies the operation RF[a]=RF[b]+RF[c] or RF[a]=RF[b]*RF[c]

Desired	program
---------	---------

0: RF[0]=D[0]

1: RF[1]=D[1]

2: RF[2]=RF[0]+RF[1]

3: D[9]=RF[2]

0: 0000 0000 00000000

1:0000 0001 00000001

2: 0010 0010 0000 0001

3: 0001 0010 00001001

0: LD R0, 0

1: LD R1, 1

2: ADD R2, R0, R1

加品 端色 网络鸡鱼

3: ST 9, R2

machine code




assembly code

Four-Instruction Processor Example: Performance Evaluation – 3-tap FIR filter

S.W.Z

• Software Approach Using Four-Instruction Processor 子馳的炎 岬.




H.W

Four-Instruction Processor Example: Performance Evaluation – 3-tap FIR filter

Hardware Approach Using Custom Processor

人名斯 新門 新文》

- Loading 3 Constants from Data Memory D
 - 1(Load from D) + 1(Load to C0) +
 1(Load from D) + 1(Load to C1) +
 1(Load from D) + 1(Load to C2) = 6 Cycles
- The first valid result from Y to D
 - 1(Load from D) + 1(Load to xt0) + 1(Move to xt1) + 1(Move to xt2) + 1(result to yreg) + 1 (Store to D) = 6 Cycles
- Successive load operations are ongoing during the remained 99 cycles.
- Therefore, Total Cycle Count = 6 + 6 + 99 = 111 cycles



- Critical path
 - Multiplier (8 ns) + Adder (2ns) + Adder (2ns)= 12 ns
- Operating Frequency: 83 MHz

Four-Instruction Processor Example: Performance Evaluation – 3-tap FIR filter

• Performance Comparison between Hardware and Software
ff: আবু চিন্মা ঃ

Analysis Type	Cycle Counts	Critical Path Delay /Operating Frequency	্রেশ র্বস্থানি Execution Time (Cycle Count x Critical Path Delay)	Speed-Up (SW Ex' Time / HW EX' Time)
Software	3915	10 ns / 100 MHz	3915 x 10 ns = 39150 ns	-
Hardware	111	12 ns / 83 MHz	111 x 12 ns = 1332 ns	29.4 X Faster (= 39150 ns / 1332 ns)

S.W & BH H.W & Lept?

佛 对红色

ASMA-ADBE · SMEIGHI