



Physical Implementation

물리적 구현

Yoonjin Kim

Full Professor

**Division Computer Science
Sookmyung Women's University**



Outline

- Introduction

Logic을 구현하는데 크게 사용되는 3가지 기술

- SSI(Small Scale Integration) technologies

→ 예전방식

- VLSI (Very Large Scale Integration) technologies

→ 일반적

- Determining clock frequency

- ~~★~~ Programmable/reconfigurable IC technology → IC 설계

- PLD (Programmable Logic Device)
- FPGA (Field Programmable Gate Array)

programmable하고 재구성가능한 IC가 있었음.


↳ 광범용 + 유연함

- Technology comparison

- Entire IC design flow ⇒ IC 설계를 위한 모든 방법 .

Introduction

- We eventually need to implement the circuit on a physical device from just design.
 - How do we get from (a) to (b)?



(a) Digital circuit design

→
어떻게
이렇게 되게?



IC (Integrated Circuit)


(b) Physical implementation

SSI(Small Scale Integration) Technologies

→ 과거 VLSI 기술의 예의 내용.

→ 이 기술은 저가였음.

- Off-the-shelf logic IC
 - Logic IC has a few gates, connected to IC's pins
 - Known as Small Scale Integration (SSI)
 - Popular logic IC series: 7400
 - Originally developed 1960s
 - At that time, each IC cost \$1000
 - Today, costs just tens of cents



이런것으로
바뀌게 된 것.



특징.

SSI(Small Scale Integration) Technologies

7400-Series Logic ICs

TABLE 7.1: Commonly used 7400-series ICs.

Part	Description	Pins
74LS00	Four 2-input NAND	14
74LS02	Four 2-input NOR	14
74LS04	Six inverters	14
74LS08	Four 2-input AND	14
74LS10	Three 3-input NAND	14
74LS11	Three 3-input AND	14
74LS14	Six inverters (Schmitt trigger)	14
74LS20	Two 4-input NAND	14
74LS27	Three 3-input NOR	14
74LS30	One 8-input NAND	14
74LS32	Four 2-input OR	14
74LS74	Two D flip-flop, positive edge triggered, with preset and reset	14
74LS83	4-bit binary full-adder	16
74LS85	4-bit magnitude comparator	16



Source: www.digikey.com

SSI(Small Scale Integration) Technologies


- Example: **Seat belt warning light** using off-the-shelf 7400 ICs
 - Option 1: Use one 74LS08 IC having 2-input AND gates, and one 74LS04 IC having inverters

TABLE 7.1: Commonly used 7400-series ICs.

Part	Description	Pins
74LS00	Four 2-input NAND	14
74LS02	Four 2-input NOR	14
74LS04	Six inverters	14
74LS08	Four 2-input AND	14
74LS10	Three 3-input NAND	14
74LS11	Three 3-input AND	14
74LS14	Six inverters (Schmitt trigger)	14
74LS20	Two 4-input NAND	14
74LS27	Three 3-input NOR	14
74LS30	One 8-input NAND	14
74LS32	Four 2-input OR	14
74LS74	Two D flip-flop, positive edge triggered, with preset and reset	14
74LS83	4-bit binary full-adder	16
74LS85	4-bit magnitude comparator	16


Source: www.digikey.com

(a) Desired circuit




불가능

(a)



(b)

(b) Decompose into 2-input AND gates



(c) Connect ICs to create desired circuit

★ VLSI (Very Large Scale Integration) Technologies


→ 자립만의 IC 제작가능

2가지 방식 < A. Full-custom
B. semicustom from HDL

- We can manufacture our own IC
 - Long time and millions of dollars
 - A. Full-custom or B. semicustom from HDL
 - HDL: Hardware Description Language
→ 하드웨어를 설명하는 언어 → H.W의 코딩.

A. Full-custom IC

- Making a *full custom layout*
 - They are not synthesized circuit from HDL.
 - Layout describes the location and size of every transistor and wire
 - By using CAD (Computer Aided Design) tools
- Reserved for special ICs that demand the very best performance or the very smallest size/power.
- However, Fabrication setup costs, process time, difficulty are very high.




(실제 CPU ⇒ Full-custom IC 70% 고성능은 Full-custom으로 만들...
semicustom from 30%)

VLSI (Very Large Scale Integration) Technologies

- A. Full-custom IC

Fab 아냐!?



IC manufacturers (foundry companies) fabricate ICs based on their own process technologies (currently, MOSFET technology).

ex) Samsung 7nm process,
SK Hynix 10nm process,
Intel 14nm process,
TSMC 12nm process,
etc.


VLSI (Very Large Scale Integration) Technologies – Gate Array

- **B. Semicustom IC from Hardware Description Language (HDL)**

- 1. Gate array or 2. standard cell
- They are implemented with gates synthesized from HDL.


- **B.1. Gate array**

- Series of gates already layout on chip \Rightarrow 칩에 gate layout은 이미 되어있음.
- We just wire them together \Rightarrow wire만 하는 것.
 - Using CAD tools
- Vs. full-custom
 - Cheaper and quicker to design.
 - But worse performance, size, power
- Very popular



VLSI (Very Large Scale Integration) Technologies – Gate Array

- B.1. Gate array
 - Example: Mapping a half-adder to a gate array




→ 안되는 inverter, OR gate 존재.
→ but, Gate array에선 이것도 가능.

VLSI (Very Large Scale Integration) Technologies – Standard Cell

- B. Semicustom IC
 - 1. Gate array or 2. standard cell

- **B.2. Standard cell** (표준 셀 방식)
 - Already layout "cells" exist in library, not on chip. \Rightarrow layout이 칩에 아닌 라이브러리의 셀에 존재함.
 - Designer instantiates cells into pre-defined rows, and connects.
 - Vs. gate array
 - Better performance/power/size
 - A bit harder to design
 - Vs. full custom
 - Not as good of circuit, but still far easier to design.

주어진 행에만 gates를 배치할 수 있음 \Rightarrow cell row를 맞춰야 함



VLSI (Very Large Scale Integration) Technologies – Standard Cell


• B.2. Standard cell

- Example: Mapping a half-adder to standard cells

칩의 공간을 최소화.




place and route 하고 나서 게이트가 가장 큰 이슈였음.



안싸는 게이트 있음.

$$\begin{aligned} co &= ab \\ s &= a'b + ab' \end{aligned}$$




Notice fewer gates and shorter wires for standard cells versus gate array, but at cost of more design effort

gate array랑 비교하면

이게 더 짧음.

Determining Clock Frequency


- Designers of digital circuits often want **fastest performance**.
 - Means want **high clock frequency**
- Frequency limited by **longest register-to-register delay**
 - Known as **critical path** ~~스타~~
 - If clock is any faster, incorrect data may be stored into register.
 - Longest path on right is 2 ns
 - Ignoring wire delays, and register setup time/internal delays for simplicity.
↳ 다 뭐된 상태임.



$$\text{operating CLK} = \frac{1}{\text{critical path}}$$

Determining Clock Frequency

- Example shows four paths
 - a to c through +: 2 ns
 - b to c through +: 2 ns
 - a to d through + and *: 7 ns
 - b to d through + and *: 7 ns
 - b to d through *: 5 ns
- Longest path is thus 7 ns
- Fastest frequency
 - $1 / 7 \text{ ns} = 142 \text{ MHz}$




이것보다 큰 안름아함. catch 불가
 이걸로는 클럭이 100이 이 계산 가능.

Determining Clock Frequency

Critical Path Considering Wire Delays

- Real wires have delay too. *⇒ wire의 delay시간은 critical path에 꼭 들어줘야 할.*
 - Must include in critical path.
- Example shows two paths
 - Each is $0.5 + 2 + 0.5 = 3$ ns
- Trend
 - 1980s/1990s: Wire delays were tiny compared to logic delays
 - But wire delays not shrinking as fast as logic delays
 - Wire delays may even be greater than logic delays!



공정기술이 발전하면서 wire delay가 중요해졌음

→ 고려 꼭 해주어야 할

→ logic delay만큼 빠르게 delay 시간이
줄어든다.



critical delay에서
고려해야함.

Determining Clock Frequency


Critical Path Considering Setup Time/Internal Delays

→ register 가 가지고 있는 내부 delay.


- We must also consider register setup time/internal delay, also add to path.



Internal delay + 3ns required!



서버 delay



3 ns + setup time required!

레지스터의
clock rising edge에
충분한 set up time이 필요. → 없으면 값이 잘못이 생김.

Determining Clock Frequency

Critical Path Considering All of Them → 모든 것을 고려

critical path.

- Then add some time to the computed path, just to be safe.
 - For the previous example, let's assume that register setup time is 0.1ns and internal delay is 0.05 ns.

✱ ✱ ✱
Critical path = wire_delay (1ns) + logic delay (2 ns)
+ setup time (0.1ns) + internal delay (0.05 ns) = 3.15 ns.

- Therefore, clock period of 3.5 ns ~ 4 ns is safe.

안전하게 클럭 주기.

They depend on IC process technologies (currently, MOSFET technology).

공정기술에 영향을 받음.

ex) Samsung 7nm process,
SK Hynix 10nm process,
Intel 14nm process,
TSMC12nm process,
etc.

A Circuit May Have Numerous Paths

- Paths can exist
 - In the datapath
 - In the controller
 - Between the controller and datapath
 - May be hundreds or thousands of paths
- Timing analysis tools that evaluate all possible paths automatically very helpful.

↳ path의 수를 최대화하는 것은 안가능한.

Programmable/Reconfigurable IC Technology

- Manufactured IC technologies require weeks to months to fabricate.
 - And have large (hundred thousand to million dollar) initial costs
- Programmable/Reconfigurable ICs are pre-manufactured.
 - Can implement circuit *today*
 - Just download bits into device
 - Slower/bigger/more-power than manufactured ICs
 - But get it today, and no fabrication costs.
- Two representative Programmable/Reconfigurable ICs
 - PLD (Programmable Logic Device) → logic gate ... (조합)
 - FPGA (Field Programmable Gate Array) → 메모리 gate

↳ 하드웨어를 설계 했다고 하면
바른 구현이 가능함.


bit stream → bit file

⑤ ?
⑥ ?

) ⇒ 목적에 맞게
많이 쓸.



2가지 type의

Programmable/Reconfigurable ICs



Programmable/Reconfigurable IC Technology – PLD

- Programmable Logic Device (PLD) → 칩.
 - Developed 1970s (pre-dates FPGAs)
 - Prefabricated IC with large AND-OR structure
 - because of canonical form for representing boolean equations: sum of minterms
AND OR
모든 input, output 상관관계는 AND-OR gate로 설명할 수 있다.




ALTERA® (알테라)
now part of Intel



Programmable/Reconfigurable IC Technology – PLD



- Programmable Logic Device (PLD)
 - Connections can be "programmed" to create custom circuit
 - Circuit shown can implement any 3-input function of up to 3 terms
 - e.g., $F = abc + a'c'$

AND 1개 \Rightarrow 1 term



Programmable Nodes in an PLD

- Fuse based – "blown" fuse removes connection
- Memory based – 1 creates connection




Memory switching은 기억하여
연락하거나 차단.


PLD Implementation Example

- Common way of drawing PLD connections:

- Uses one wire to represent all inputs of an AND
- Uses "x" to represent connection
 - Crossing wires are not connected unless "x" is present.




- Example: Seat belt warning light using SPLD




Two ways to generate a 0 term

PLD Extensions (⇒ PLD 확장)



(a)
Two-output PLD



(b)
PLD with programmable registered outputs

More on PLDs

... > 용어가 정리가 잘 안 되어 있음.

역사

• History of PLD

- Originally (1970s) known as Programmable Logic Array – **PLA**
 - Had programmable AND and OR arrays (fuse based programmable nodes).
- AMD created "Programmable Array Logic" – "**PAL**" (trademark)
 - **Only AND array** was programmable (fuse based programmable nodes).
- Lattice Semiconductor Corp. created "Generic Array Logic – "**GAL**" (trademark)
 - Memory based programmable nodes.
- As IC capacities increased, companies put multiple PLD structures on one chip, interconnecting them
 - Become known as Complex PLDs (**CPLD**), and older PLDs became known as Simple PLDs (**SPLD**).





Fuse based ↑

Memory based ↓

→ 단순한 PLD가 아닌 FPGA가 더 좋고 있음.

Programmable/Reconfigurable IC Technology – FPGA

- Today, the most popular programmable IC – ^②FPGA
 - "Field-programmable gate array"
 - Developed late 1980s
 - Though no "gate array" inside → 실제로 gate array를 만들었음.
 - Named when gate arrays were very popular in the 1980s
 - Programmable in seconds.



공정이 좋아서 성능이 점점 좋아짐 (Hz가 배로 커짐)

→ 실제 GPU보다 성능이 좋음.

(→ FPGA 내부구조)

→ PLD와 속도는 느린 (이유 있음)

FPGA Internals: Lookup Tables (LUTs)

가정

→ CLK 미들까지 읽는!? → 6개 전까지 읽어

- Basic idea: **Asynchronous SRAM** can implement combinational logic
 - e.g., 2-address memory can implement 2-input logic
 - 1-bit wide memory – 1 function; 2-bits wide – 2 functions

→ AND, OR, NOT 없이 흉내만 낸다.

☆☆☆

→ FPGA를 구성하는 가장 기본적인 단위


- Such memory in FPGA known as **Lookup Table (LUT)**

$$F = x'y' + xy$$


x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

logic의 input address를

(a)



(b)




(c)

$$F = x'y' + xy$$

$$G = xy'$$

x	y	F	G
0	0	1	0
0	1	0	0
1	0	0	1
1	1	1	0




(d)

(e)

→ gate가 들어가지 않아서 집적도가 큼. → 메모리는 대신 사용해서!!


FPGA Internals: Lookup Tables (LUTs)

- Example: **Seat-belt warning light** (again)




FPGA Internals: Lookup Tables (LUTs)

- Lookup tables become inefficient for more inputs
 - 3 inputs \rightarrow only 8 words
 - 8 inputs \rightarrow 256 words; 16 inputs \rightarrow 65,536 words!
- FPGAs thus have numerous small (3, 4, 5, or even 6-input) LUTs
 - If circuit has more inputs, must partition circuit among LUTs
 - Example: Extended seat-belt warning light system:




FPGA Internals: Lookup Tables (LUTs)

- Partitioning among smaller LUTs is more size efficient.
 - Example: 9-input circuit




FPGA Internals: Lookup Tables (LUTs)

- LUT typically has 2 (or more) outputs, not just one
- Example: Partitioning a circuit among 3-input 2-output lookup tables



FPGA Internals: Lookup Tables (LUTs)

- Example: Mapping a 2x4 decoder to 3-input 2-output LUTs
- 2개 input
↓
4개 output




⇒ 보대려는 겹쳐서 작은 logic LUTs를 쓰면 될 사용안해서 두개 있게
있어지길 ,

FPGA Internals: Switch Matrices

LUT의 내용을 바꾸어
&
연결성 변화 가능
↑


- Previous slides had hardwired connections between LUTs.
- Instead, want to program the connections too. 연동하기에 바꿀 수 있도록 "Switch Matrices"를 사용함.
- Use switch matrices (also known as programmable interconnect)
 - Simple mux-based version – each output can be set to any of the four inputs just by programming its 2-bit **configuration memory**



앞에서
6(2)에서 시작

FPGA Internals: Switch Matrices

- Mapping a 2x4 decoder onto an FPGA with a switch matrix




여기까지는 CLK이 없는 FPGA

FPGA에 CLK이 생기게 해주면

FPGA Internals: Configurable Logic Blocks (CLBs)


- LUTs can only implement combinational logic.
 - Need flip-flops to implement sequential logic
 - Add flip-flop to each LUT output
 - Configurable Logic Block (CLB)
- CLB = LUT + flip-flops
- Can program CLB outputs to come from flip-flops or from LUTs directly



flip flop base \Rightarrow register base
회로 만들 수 있음.

CLB \Rightarrow 조합회로, 순차회로 둘다 만들 수 있음.

FPGA Internals: Sequential Circuit Example using CLBs




Left lookup table

a2	a1	a0	D1	D0
0	a	b	$w=a'$	$x=b'$
0	0	0	1	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	0

unused

(b)




→ 수많은 (CLB + SM) 으로 구성되어 있음.

FPGA Internals: Overall Architecture

- Consists of hundreds or thousands of CLBs and switch matrices (SMs) arranged in regular pattern on a chip

*Represents channel with
tens of wires*

*Connections for just one
CLB shown, but all CLBs
are obviously connected to
channels*




- ## Shift in "bit file" of desired circuit



This isn't wrong. Although the bits appear as "10" above, note that the scan chain passes through those bits from right to left – so "01" is correct here.



Technology Comparisons



Full custom
저렴

Entire IC Design Flow based on HDL

