



CPU

Introduction to Programmable Processor

Yoonjin Kim

Full Professor

**Dept. of Computer Science
Sookmyung Women's University**



Outline

processor의
중요한 부분 꼭 안기!

- Digital circuit design hierarchy → 디지털 회로 디자인 계층
- Overview of programmable processor
- Basic architecture of programmable processor
- ~~XXXX~~ RTL-design method for programmable processor → programmable processor 도구는
(Register Transfer Level) 단순화하여 RTL로 디자인하면 됨.
- Four-instruction processor example

4개 명령어로 진행되는 프로세서 예시

micro processor를 구현한 예시

vs

동일한 알고리즘을 하드웨어로 만드는 것

차이점! 까지

+ 이식가능하게 구현한 것

+ 하드웨어로 구현한 것

Definition of Terms

(용어 정의)

“ 동역어 ”

- Synonym

- CPU (Central Processing Unit)
- GPP (General Purpose Processor)
- Programmable processor
- Microprocessor


다 같은 말임.

- Synonym

- Customized digital circuit
- Custom processor
- ASIC (Application Specific Integrated Circuit)
- Dedicated hardware
- Hardware accelerator


다 같은 말임.

Digital Circuit Design Hierarchy




Overview of Programmable Processor

- Programmable Processor (General Purpose Processor)
 - Different processing tasks can be programmed and run on GPP.




Overview of Programmable Processor

- From Program Code to Programmable Processor



Overview of Programmable Processor

- Well-Known Common Programmable Processors
 - Desktop CPU: Intel-Pentium, AMD-Athlon, Sun Microsystems-SPARC
 - Embedded Processor: ARM-Cortex, Intel-Atom, IBM-PowerPC.
 ⇒ 데블릿, 휴대폰 등에 들어감
- This Chapter Introduces
 - A very simple programmable processor as shown in the below figure.
 - It's very instructive understanding the principle of GPP.
 - Real processors can be much more complex.
 ⇒ 실제 프로세서는 더욱 복잡함.




Basic Architecture of Programmable Processor

I - Memory Hierarchy Aspect

GPP


- **Register File** – 38 transistors for 1-bit
 - Fastest
 - But biggest size
 - Very expensive
- **SRAM** – 6 transistors for 1-bit
 - Fast
 - More compact than register file
 - Expensive
- **DRAM** – 1 transistor for 1-bit
 - Slowest
 - And refreshing takes time
 - But very compact
 - Cheap



Basic Architecture of Programmable Processor

2 - Datapath Aspect

- Processing on **GPP** consists of:
 - Loading some data 데이터 읽기
 - Transforming that data 데이터 가져오기
 - Storing that data 데이터 저장(쓰기)
- Datapath**: Useful circuit in a programmable processor
 - Can read/write data memory, where main data exists.
 - Has register file to hold data locally.
 - Has ALU to transform local data.




Datapath

ALU에는 이펙트가 레지스터만 연결되어있음.
(선택된 연산장치)


(Data path 중략)

- RFor서 ALU로 가져온다는
ALU에서 쓰는 것.
이제 가져다 쓰는 것.


이 각각의 동작은
1 클럭에서 일어남.
↓
다음 3가지 동작이
제일 가변이 되는 부분.
↓
3가지 동작이 더
세분화되어 가변됨.



Load operation



ALU operation



Store operation

또 SW 코드는


(Load) 이 세개는 추가해서
(ALU) CPU가
(Store) 수행하는 것임.

Basic Datapath Operations

→ data path가 1 cycle 안에 가능할까?

- Q: Which are valid *single-cycle operations* for given datapath?
 - Move D[1] to RF[1] (i.e., $RF[1] = D[1]$)
 - A: YES – That's a load operation
 - Store RF[1] to D[9] and store RF[2] to D[10]
 - A: NO – Requires two separate store operations
 - Add D[0] plus D[1], store result in D[9] ⇒ load + ALU + store 가져하면 많은 cycle이 필요함.
 - A: NO – ALU operation (ADD) only works with RF. Requires two load operations (e.g., $RF[0]=D[0]$; $RF[1]=D[1]$), an ALU operation (e.g., $RF[2]=RF[0]+RF[1]$), and a store operation (e.g., $D[9]=RF[2]$)

Store는 2번
Memory 당 1 clock이 필요.



10

①. 왜 3가지 기능은

나눠서 CPU는 제약을 하는 것인가?

⊕ 추가 설명 필요이지.

Basic Architecture of Programmable Processor

- Control Unit

- $D[9] = D[0] + D[1]$ – requires a sequence of four datapath operations:

0: $RF[0] = D[0]$ // Load Operation


1: $RF[1] = D[1]$ // Load Operation

2: $RF[2] = RF[0] + RF[1]$ // ALU Operation

3: $D[9] = RF[2]$ // Store Operation

- Each operation is an *instruction* (명령어)

- Sequence of instructions – *program*
- GPP decomposes desired computations into *processor-supported* operations (Load, ALU, Store operation).
- Store program in *Instruction memory*.
- *Control unit* reads each instruction and executes it on the datapath
 - **PC: Program counter** – address of current instruction
 - **IR: Instruction register** – current instruction




PC와 IR은 데이터를 교환할 수 있음.
 PC가 IR에 데이터를 보낼 수 있고, IR이 PC에 데이터를 보낼 수 있다.
 IR은 현재 어떤 명령어를 실행하고 있는가

Basic Architecture of Programmable Processor

- Control Unit

- To carry out *each instruction*, the control unit must:


- 가져오기 - Fetch - Read instruction from instruction memory I. \Rightarrow PC에서 0을 가져와 명령어 메모리 I에서 0번째 명령 보낼
- 해석 - Decode - Determine the operation and operands of the instruction. \Rightarrow 명령어 해석
- 실행 - Execute - Carry out the instruction's operation using the datapath. \Rightarrow datapath 대로 명령 수행



Basic Architecture of Programmable Processor

- Control Unit


- To carry out *each instruction*, the control unit must:
 - Fetch – Read instruction from instruction memory I.
 - Decode – Determine the operation and operands of the instruction.
 - Execute – Carry out the instruction's operation using the datapath.



Basic Architecture of Programmable Processor

- Control Unit

- To carry out *each instruction*, the control unit must:
 - Fetch – Read instruction from instruction memory I.
 - Decode – Determine the operation and operands of the instruction.
 - Execute – Carry out the instruction's operation using the datapath.



Basic Architecture of Programmable Processor - Control Unit

- To carry out *each instruction*, the control unit must:
 - Fetch – Read instruction from instruction memory I.
 - Decode – Determine the operation and operands of the instruction.
 - Execute – Carry out the instruction's operation using the datapath.

CPU는
RISC + CISC
비율을
일어선 쪽은
다 "RISC" 사용


가짜 CPU
CISC
→ 명령어에 한
→ Data memory와
ALU가 복잡하고
연결이 없는 것
→ 번역해야 하는 것
에서 CPU가 느려짐
(data-path 복잡)

가짜 CPU
RISC
(reduced instruction set computer)

→ 명령 다들
→ data-path가 간단하
→ data path 자체가
빠름.

반도체 칩의 공정기술 발전이
큰 역할을 함.
||
중간 주파수, 전력 소모
증가 → 성능이
빠르게 향상되게 도와줌.

원하는 쪽을 위해
data-path 간단하게, (필요한 명령어는 많이 만들면)
구현한다. → 실행 단계에서 더 쉽게
변환 가능.



Execute (c) → 여기부터가 매우 세밀하게 되어 있음.

다/2/7/7/2 이게 무엇인지 설명해 줘.

RTL Design Method for Programmable Processor

- It's actually same method as custom processor (ASIC) is designed by – process composed of 4 steps.
- However, a preliminary step is required – Define Instruction Set Architecture.
- Instruction Set Architecture (ISA) – List of allowable instructions and their bit-level representation.
 → 명령어 체계 ~~***~~

fetch → decode

Step 0

Define Instruction Set Architecture [ISA]

Step	Description
Step 1 <i>Capture a high-level state machine</i>	Describe the system's desired behavior as a high-level state machine. The state machine consists of states and transitions. The state machine is "high-level" because the transition conditions and the state actions are more than just Boolean operations on bit inputs and outputs.
Step 2 <i>Create a datapath</i>	Create a datapath to carry out the data operations of the high-level state machine.
Step 3 <i>Connect the datapath to a controller</i>	Connect the datapath to a controller block. Connect external Boolean inputs and outputs to the controller block.
Step 4 <i>Derive the controller's FSM</i>	Convert the high-level state machine to a finite-state machine (FSM) for the controller, by replacing data operations with setting and reading of control signals to and from the datapath.

Four-Instruction Processor Example: Step 0 – Define Instruction Set Architecture

↳ 4개의 명제어만 선행할 수 있는 단순한 ISA를 만들었음.

- ISA for the example processor

- Instruction length : 16-bit
- Addressability of Register File : 16 (bit-width of address port is 4-bit.)
- Addressability of Data Memory: 256 (bit-width of address port is 8-bit.)
- Allowable instructions: Four Instructions (Load, Store, Add, Mult)

ISA for Load/Store Instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
opcode				Register Address				Memory Address							

16 ବିଏମ୍ ପ୍ରଶ୍ନର ଶୀର୍ଷକ

ISA for Add/Mult Instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
opcode				Register#1 Address				Register#2 Address				Register#3 Address			

→ 28 = 256개 디바이스
→ 256개 디바이스

f
A

B

聊表

3 개이 아래가 필요함.

ISA를 만든다
↓
Register 할당의 개수
정정
+
메모리 크기
정정

Definition of opcode


opcode	Instruction
0000	Load
0001	Store
0010	Add
0011	Mult

4bit register 수 2개
register 개수 $= 2^4 = 16$ 개.

Four-Instruction Processor Example:



Step 1 – Capture a High-Level State Machine

✍ [state Machine]



Four-Instruction Processor Example:



Step 2 and 3 – Create a Datapath and Connect Datapath to a Controller



Four-Instruction Processor Example:

Step 4 – Derive the Controller's FSM

[FSM]



Four-Instruction Processor Example:

Critical Path of Four-Instruction Processor

(동작주파수)

Let's assume that

- Delay of 16-bit Adder : 2 ns
- Delay of 16-bit Multiplier: 8 ns
- Delay of 16-bit 2x1 Multiplexer: 1 ns
- Wire delay and register setup time/internal delay are ignored.

Critical path \Rightarrow 가장 오래걸리는 가능 구현 시간


- Multiplier (8 ns) + 2x1 MUX (1ns) + 2x1 MUX (1ns) = **10 ns** $= 10 \times 10^{-9} \text{ s}$
 $= 10^{-8} \text{ s}$

Operating Frequency: 100 MHz

$$\text{동작 주파수} = \frac{1}{\text{Critical path}} = \frac{1}{10^{-8} \text{ s}} = 10^8 \text{ Hz} = 100 \text{ MHz}$$

이것보다 커서도 동작 가능.

이것보다 더 작게 주셔서 안정적으로 동작하도록 하길.




Four-Instruction Processor Example:

Cycles Per Instruction [CPI]

cycle \Rightarrow 클럭이 몇 번 걸리는가

- Q:** How many cycles are needed to execute instructions using the four-instruction processor – **Cycles Per Instruction [CPI]**?
- A:** Load instruction requires 5 cycles and other instructions requires 4 cycles. why?
 - CPI can be calculated by counting the number of states corresponding to the instruction.




Instruction	CPI
Load	5 cycles = Fetch (2) + Decode (1) + Execute (2)
Store	4 cycles = Fetch (2) + Decode (1) + Execute (1)
Add	4 cycles = Fetch (2) + Decode (1) + Execute (1)
Mult	4 cycles = Fetch (2) + Decode (1) + Execute (1)

→ 이것은 전체 cycle을 관찰할 수 없음 \Rightarrow critical path 계산 가능
 \Rightarrow 동작주파수 알기 쉽.

Four-Instruction Processor Example:

Assembly Program for Four-Instruction Processor

- Example Program in machine code



Four-Instruction Processor Example:

Assembly Program for Four-Instruction Processor

- Machine code (0s and 1s) hard to work with
- Assembly code – Uses mnemonics (기억하기 쉬움)
 - Load** instruction—**LD Ra, d**
 - specifies the operation $RF[a]=D[d]$.
 - Store** instruction—**ST d, Ra**
 - specifies the operation $D[d]=RF[a]$
 - Add** or **MULT** instruction—**ADD** or **MULT Ra, Rb, Rc**
 - specifies the operation $RF[a]=RF[b]+RF[c]$ or $RF[a]=RF[b]*RF[c]$

가계산을 다음과 같이 명령어를 이용해서 한다.

Desired program

0: $RF[0]=D[0]$	0: 0000 0000 00000000	0: LD R0, 0
1: $RF[1]=D[1]$	1: 0000 0001 00000001	1: LD R1, 1
2: $RF[2]=RF[0]+RF[1]$	2: 0010 0010 0000 0001	2: ADD R2, R0, R1
3: $D[9]=RF[2]$	3: 0001 0010 00001001	3: ST 9, R2

machine code



assembly code

Four-Instruction Processor Example: Performance Evaluation – 3-tap FIR filter

S.W 3
중간시험문제

• Software Approach Using Four-Instruction Processor

→ 문제에서 쓰는 바이트.

C-Code

3-tap FIR filter

```
extern short x[102];
extern short c[3];
int main()
{
    short i, y[100];
    for(i=2; i<102; i++)
        y[i-2] = c[0]*x[i] + c[1]*x[i-1] + c[2]*x[i-2];
    return 0;
}
```

Assembly Code

```
0: LD R0, 0 //RF[0]=c[0]    5 cycles
1: LD R1, 2 //RF[1]=c[1]    5 cycles
2: LD R2, 4 //RF[2]=c[2]    5 cycles
```

15 cycles

```
3: LD R3, 6 //RF[3]=x[0]    5 cycles
4: LD R4, 8 //RF[4]=x[1]    5 cycles
5: LD R5, 10 //RF[5]=x[2]   5 cycles
6: MULT R3, R3, R2           4 cycles
7: MULT R4, R4, R1           4 cycles
8: MULT R5, R5, R0           4 cycles
9: ADD R4, R4, R3            4 cycles
10: ADD R5, R5, R4           4 cycles
11: ST 300, R5 //y[0]=RF[5] 4 cycles
```

39 cycles

+

+

⋮

+

for 100 times

100 times

Loop Body

```
894: LD R3, 204 //RF[3]=x[99]
895: LD R4, 206 //RF[4]=x[100]
896: LD R5, 208 //RF[5]=x[101]
897: MULT R3, R3, R2
898: MULT R4, R4, R1
899: MULT R5, R5, R0
900: ADD R4, R4, R3
901: ADD R5, R5, R4
902: ST 498, R5 //y[99]=RF[5]
```

39 cycles

• Total Cycle Counts

$$= 15 + 39 \times 100 = 3915 \text{ cycles}$$

중간 주파수 : 100 MHz


Four-Instruction Processor Example: Performance Evaluation – 3-tap FIR filter

H.W

Hardware Approach Using Custom Processor

<ନିମ୍ନ ଶିଳ୍ପିତ ଶୂନ୍ୟ>

- Loading 3 Constants from Data Memory **D**
 - 1(Load from D) + 1(Load to C0) +
1(Load from D) + 1(Load to C1) +
1(Load from D) + 1(Load to C2) = 6 Cycles
- The first valid result from Y to D
 - 1(Load from D) + 1(Load to xt0) +
1(Move to xt1) + 1(Move to xt2) +
1(result to yreg) + 1 (Store to D) = 6 Cycles
- Successive load operations are ongoing during the remained 99 cycles.
- Therefore, **Total Cycle Count** = 6 + 6 + 99 = **111 cycles**



- **Critical path**
 - Multiplier (8 ns) + Adder (2ns) + Adder (2ns) = 12 ns
- Operating Frequency: 83 MHz

Four-Instruction Processor Example: Performance Evaluation – 3-tap FIR filter

- Performance Comparison between Hardware and Software

H.W와 S.W 성능 비교.

Analysis Type	Cycle Counts	Critical Path Delay / Operating Frequency	전체 실행시간 Execution Time (Cycle Count x Critical Path Delay)	Speed-Up (SW Ex' Time / HW EX' Time)
Software	3915	10 ns / 100 MHz	3915 x 10 ns = 39150 ns	-
Hardware	111	12 ns / 83 MHz	111 x 12 ns = 1332 ns	29.4 X Faster (= 39150 ns / 1332 ns)

S.W는 왜 H.W보다 느린가?

다른
게이트 전력 소모가 큼.

→ 성능상 가치도 있음. S.W의 한계.

S.W는 수 많은 명령어에 대한 fetch, decode, execute를 진행하기 때문에 과정이 복잡함.

H.W는 특정기능을 처리하기 위해 필요한 과정이 없음. → 하드웨어, 전력이 많이 적음.

→ 모든 기능을 처리할 수 있게 함.

다른 분야는 무엇이 아닌 병렬성으로
성능 개선함.