Power等2.

Introduction to Cache Memory – Part#1

石水 保設 超代 学 cache memory of crist をはなり

Yoonjin Kim

Full Professor

Dept. of Computer Science Sookmyung Women's University

Outline

- Before beginning
- What is cache memory? (⇒ coche memory 개寸)
- Why do CPUs need cache memory? (> 의 CPV는 洲侧珠型监部)
- What data is stored into cache memory?

 () সাম্পাহল পশ্ন হালে হালেন হ
- How does cache memory work?
 - Basic concepts
 - Cache <u>read</u>-operation
 - Cache write-operation
 - Cache <u>memory space allocation</u> 与 咖 数 数

Before Beginning

(光翻樂點)

 Let's search for commercial CPU specification.

(水學 CPVL) Spec)

(achert 可图2字电 (胡含(P)以西西生物) = 四面 生物。 分别 Valence

CIK神

MANUFACTURER **CPU** for Intel MODEL Desktop PC Core i7-6700 PART # BX80662I76700 DATA WIDTH 64-bit SOCKET LGA1151 OPERATING FREQUENCY 3.4GHz MAX TURBO FREQUENCY 4GHz CORES L1 CACHE

4 x 32KB Instruction

4 x 32KB Data

Apple A10 Fusion



Produced From September 7, 2016

to Present

Designed by Apple Inc.

Common TSMC^[1]

Common TS manufacturer(s)

Max. CPU clock to 2.34 GHz^[2]

rate

Min. feature size 16 nm

Instruction set A64, A32, T32

Microarchitecture Hurricane and Zephyr

both

ARMv8-A-Compatible

Product code APL1W24

Cores Quad-core (2× Hurricane

+ 2× Zephyr)

L1 cache

Per core: 64 KB instruction + 64 KB data

3 MB shared 4 MB shared

L2 cache

ZIONENONANOZIONEZI.

/ 왜 の智州 マ松川本門を対け、 L1、L2、L3と 号科?、 (京Ze 者のと 出りをでね?

1 x 8MB

L2 CACHE

4 x 256KB

Cache


What is Cache Memory?

- Cache memory is an intermediate buffer between CPU Core and main memory (DRAM). 以如何是 如此 "我 是"
 - CPU = (CPU core + Cache memory) on a chip
- It is small amount of fast memory (SRAM). 司架型性帳間21.
- It may be located on a chip with CPU core or off the chip.

(字 CPV 안에 건치한区 似, 坎州 记载 亿 能)

GEV 안에 건치한区 以, 坎州 记载 亿 能)

- CPU core DRAM performance gap (CPVz+ 水畑 紫 艸)
 - Main memory (DRAM) access time is higher than CPU core clock period.
 - Therefore, high speed core's time/is wasted during memory access.
 - So it results in significant delay.



To minimize the waiting time for the CPU core

HE DRAM SIE SRAME AIDAINER KARD

- We can consider the fastest memory (SRAM) as main memory.
- However, unfortunately, SRAM is too expensive for most people to buy a lot of.
- There is a tradeoff between speed, cost and capacity as follows.

	Storage	Speed (Delay)	Cost (Price/MB)	Capacity (Size)
	SRAM	Fastest	Expensive	Smallest
	(Static RAM)	(1-10 cycles)	(~\$5)	(24KB-12MB)
_	DRAM	Slow	Cheap	Large
	(Dynamic RAM)	(100-200 cycles)	(~\$0.10)	(512MB-64GB)

(Pg.927H) (ghm 皇祖如 如此 clkt)

EHAK


KHM

To minimize the waiting time for the CPU core

P SRAMZI DRAMEI WHENCE 型砂型 ITI H 到象的?


- Wouldn't it be nice if we could find a balance between fast & expensive memory (SRAM) and slow & cheap memory (DRAM)?
- We do this by introducing a cache memory, which is a small amount of fast, expensive memory (SRAM).
- The cache memory keeps a copy of the most frequently used data from the main memory.

न भारा जा १२ १५ छन्



CPUST DRAME JOSE SOM OFFERT.

- The waiting time for the CPU core is minimized because (→ CPU wifing Fime of → CPU)
 - Reads and writes to the most frequently used addresses will be serviced by the cache memory. ラ 州州か 本 保地 日の代 数 今十 別 前
 - We only need to access the slower main memory for less frequently used data.
 - > 5 Have above of other of offer of son of son




路上 供加强 焉.

• Recall - Basic Architecture of Programmable Processor


(Memory Hierarchy Aspect)

→ 建 clkol 性の対策. (SRAM、PRAM、とINDEPORT)

- Register File 38 transistors for 1-bit
 - Fastest
 - But biggest size
 - Very expensive
- SRAM 6 transistors for 1-bit
 - Fast
 - More compact than register file
 - Expensive
- **DRAM** 1 transistor for 1-bit
 - Slowest
 - And refreshing takes time
 - But very compact
 - Cheap



Memory hierarchy with cache memory



- How to know the most frequently used data? স্পানা প্রভাগে দুন্দান প্র
 - The cache memory keeps a copy of the most frequently used data from the main memory.
 - However, It's usually difficult or impossible to figure out what data will be "most frequently used"/before a program actually runs. (ৣ প্রথা প্রাথা)
- The principle of locality (张姆 勁)
 - In practice, most programs exhibit *locality*, (which the cache memory can take advantage of)


 | 文型版 (@所知 鬼 鳴 別 相関例 特)
 - The principle of <u>temporal locality</u> says that if a program accesses one memory address, there is a good chance that it will access the same address again.


 → 聖姆 한卿 전체 改越、飞溅 特別 送〔き 中战 张)
 - The principle of <u>spatial locality</u> says that if a program accesses one memory address, there is a good chance that it will also access other nearby addresses.

 <u>当</u>如何 独成, 法中华 知 强武 物质。

(#1) 28 5 5 MM)

- Temporal locality in <u>programs</u> (ㅋ 에서 program은 ' 명비'를 의한)
 - The principle of temporal locality says that if a program accesses one memory address, there is a good chance that it will access the same address again. 1 Loope temporal locality = 3909= 01/12.
 - Loops are excellent examples of temporal locality in programs.
 - The loop body will be executed many times. ⇒飛剝
 - The computer will need to access those same few locations of the instruction memory repeatedly.





写型 = temporal locality 在生物对

Each instruction will be fetched over and over again, once on every loop iteration.

45:44

What Data is stored into Cache Memory?

- Temporal locality in data (→ 时内 data 명號 礼赴 data是 의間)
 - Programs often access the same variables over and over, especially within loops. Below, sum and i are repeatedly read and written.

$$\begin{array}{c} \text{Sum} = 0;\\ \text{for} \ (\text{i} = 0; \ \text{i} < \text{MAX}; \ \text{i++})\\ \text{Sum} = \text{Sum} + \text{a[i]}; \end{array}$$

 Commonly-accessed variables can sometimes be kept in registers, but this is not always possible because of a limited number of registers.

对处于 和对 SRAM에 实现 等之对

分别的法侧路及

What Data is stored into Cache Memory?

- Spatial locality in programs (= 时时 programe" 閉間"系 中間)
 - The principle of <u>spatial locality</u> says that if a program accesses one memory address, there is a good chance that it will also access other nearby addresses.

到的对例的的时 到的被约 对的创始的对称 对解的不是 可到 罗西德 大雅。

Nearly every program exhibits spatial locality because instructions are

- Nearly every program exhibits spatial locality, because instructions are usually executed in sequence—if we execute an instruction at memory location i) then we will probably also execute the next instruction, at memory location i+1.
- Code fragments such as loops exhibit both temporal and spatial locality.

- Spatial locality in data (> 여서 네셔 뱅앤 제란 네란 의행)
 - Programs often access data that is stored contiguously.
- " Ы慢" Arrays, like a in the right code, are stored in memory contiguously.
 - The individual fields of a record or object like employee are also kept contiguously in memory.
 - Can data have both spatial and temporal locality?
 - Yes, array like b in the right code EITE > sportal locality
 t
 for loop > temporal locality


```
一 州空 与他的 咖啡的
sum = 0:
for (i = 0; i < MAX; i++)
   sum = sum + a[i];
employee.name = "Petter";
employee.boss = "Linda";
employee.age = 45;
          feld 77/2020/2012 attimes real
```

```
sum = 0;
for (i = 0; i < MAX; i++)
   for (j = 0; j < MAX; j++)
   sum = a[i] + b[j];
```

- - The first time the CPU core/reads from an address in main memory, a copy of that data is also stored in the cache. → 孙炯 메메니 柳陽 即電,如果 稅
 - The next time that same address/is read, we can use the copy of the data in the cache *instead* of accessing the slower dynamic memory.

나 왕한 건안 5 일만 , DRAM에서 외 화 개시에서 왕이란나.

- So the first read is a little slower than before since it goes through both main memory and the cache, but subsequent reads are much faster.



How caches take advantage of spatial locality

 When the CPU core/reads location i from main memory, a copy of that data is placed in the cache. Spatial locality = 9505-7?

CPU core

नम्प्रिकार राज्याम

If the CPU core later does need to read from locations i + 1, i + 2 or i + 3, it can access that data from the cache and not the slower main memory.

L) 0/01 सावहिं आपना नेत्रमिया प्राप्त मार्टमा अस्ते वित्रे

- Again, the initial load incurs a performance penalty, but we're gambling on spatial locality and the chance that the CPU core will need the contiguous data.


DRAM

ㅋ 케시 메모라 메달게 작중하는가?

- Basic Concepts

Cache Hit

If the requested data is found in one of the cache blocks (upper level)
 there is a *hit* in the cache access



- Basic Concepts


Cache Miss


- If the requested data is not found in in one of the cache blocks (upper level) ⇒ there is a *miss* in the cache access
 - ⇒ to find the block, we need to access the lower level of the memory hierarchy
- In case of a data miss, we need:
 - To stall the CPU core; ⇒ CPV one 世紀
 - To require block from the main memory

 লাল পাখল block
 প্রাথা
 ভিন্ন
 ভিন
 ভিন

 - To repeat the cache access (hit).

子科 洲州 發電.





- Basic Concepts


- - The hit rate is the percentage of memory accesses that are handled by the cache memory.
 - The miss rate (1 hit rate) is the percentage of accesses that must be handled by the slower main memory. (hit-roote)+(miss-roote)= 口經到說問
- Typical caches have a hit rate of 95% or higher, so in fact most memory accesses will be handled by the cache memory and will be dramatically faster.



- Cache-Read Operation

Read hit


- CPU core reads data in cache.⇒ 隔極 如 州州 任晚是 3元.



MISS

- Cache-Read Operation

- Read miss =) निष्णिशिला मुक्कि त्मालिक द्वार क्षे
 - CPU core stalls and requests the data to main memory. ලල 如 에 너
 - The data is copied in cache memory. 커서에 에 나이면 복사
 - CPU core repeats cache-read operation. CPU core가 洲刚是表现.






write hit 姚 2州, miss姚 2州, miss姚 2州, - Cache-Write Operation

- Write hit: Write-back > 世起 HOME HE HOME MA SE.
 - CPU core writes data in cache memory only. ⇒ সাম আমুখনা CPU আচেশ লাভাবাই মাই.
 - The modified data is written to the main memory when it is replaced due to a miss → 麻外水 擦唧 메메리에 短視 때院 NOEL(19世) → 四部紀本 非洲中國學


■ Multiple writes to the same data require only a <u>single write to the main</u>





- Cache Write Operation

- Write hit: write-through = 利用的反选知剂 咖啡地 选选其
 - CPU core writes data both in cache memory and in main memory. 카 했아라 첫 로메는 아르네近 傳告.




MISS

THOUSAN MENT STON PHENDER CO

- Cache-Write Operation

- Write miss: write-allocate
 - CPU core stalls and requests the data to main memory. Э তাহ টো পাণাড়া বাংলা
 - The data is copied in cache memory. → 게에에게 데에 취할.
 - CPU core repeats cache-write operation. 🗕 그는데 CPV core가 नाम नामणा प्यास्टिंगे.






- Cache-Write Operation

- Write miss: no write-allocate =) 和网络可知 地 如此吗?
 - CPU core stalls and simply send write-data to main memory.

 CPU 당고 에인에일 advessor) 됐는 마네서 에덴맨션 대代 보내일.



THE SWIFTWEET S

型的规则 100% 种数平 Sech 中级3 PNH的 O Wife-allocate or ② no wite-allocate 包括 取到


- Cache Memory Space Allocation


 How to allocate cache memory space for data from main memory? ⇒ পদ্ধে। সালাগেলাধ বাতিকে কংন?



- Read miss
 - CPU core stalls and requests the data to main memory.
 - The data is copied in cache memory.
 - EPU core repeats cache-read operation.

- Write miss: write-allocate
 - CPU core stalls and requests the data to main memory.
 - The data is copied in cache memory.
 - CPU core repeats cache-write operation.





How does Cache Memory Work? 神神 多地



- Cache Memory Space Allocation

 How to allocate cache memory space for data from - mics of, origin allocated 2012. main memory?

- - Directed mapped
 - Fully associative
 - N-Way Set associative

In the aspect of data-replacement

OPET OFFIZ 7HHOTOSIONM CHORENT (12/H) ZIZEN-5. FIFO (First In First Out) > 他烧

Random 引煙

1) 7446 5-10197 4120-192101 ज्विका निर्माणिक अध्याजिन । 十分出物 中的

2) 难柳柳柳柳 理 硫 地地