

Introduction to Memory - Part#1



PART

- 1) 기본적인 메모리 내용
- 2) 다양한 메모리들이
어떻게 컴퓨터 시스템에
활용되는가 (+ 체계)

Yoonjin Kim

Full Professor


**Division of Computer Science
Sookmyung Women's University**

(컴퓨터 구조)

Outline

컴퓨터 구조하는 CPU와 근접하였는 register에 대해서 이야기한 것.

- From **latch to flip-flop for one-bit storage** 회장 동기화, CLK
- Register for multi-bit storage



Memory hierarchy (메모리 계층)

DRAM \Rightarrow 2차 메모리
 $\left(\begin{array}{l} \rightarrow 4GB \\ \rightarrow 16GB \end{array}\right)$ \Rightarrow Register ~~내장되었는 것~~

SSD, 하드디스크
">>>> (보조 기억장치)
= CPU와 가장 가깝게 있는 것.

→ 오늘날 컴퓨터 프로그램이
가야하는 좋은 방식.

From Latch to Flip-Flop for One-bit Storage

1. Basic principle how to store a bit data based on logic gates

↳ AND, OR, NOT gate.

2. Necessity of synchronization

Storage → 동기화

: Concept of 'Clock'

↳ 논리적·물리적 모듈을 조작하기 위한 것. (논리회로에서)

3. Necessity of more elaborated synchronization (더 정교화된 동기화)

: Concept of rising edge of 'Clock'



⇒ CLK에 의해 디자인 회로가 구성됨.
→ storage를 위한 개념.

Digital Circuit Design Hierarchy

기여도

Course Name	Coverage
Discrete Mathematics	
Digital Logic Circuit	
Embedded Systems	

Custom Processor
(Application-Specific Integrated Circuit)

하드웨어
Programmable Processor
(General Purpose Processor)

CPU

Datapath Component


Controller

Combinational Logic Circuit

Sequential Logic Circuit

불린 논리문

Boolean Logic Gates



Introduction

Sequential circuit

Output depends not just on present inputs (as in combinational circuit), but on past sequence of inputs.

Stores bits, also known as having 'state'

과거의 값을 state라고 함.

In this section, we will:

Design a new building block, a flip-flop, that stores one bit.

1) flip-flop이 어떻게 만들어지는가
(설명 가능하도록)

2) latch vs flip-flop 차이점이 무엇인가

이제 나와야 하는 [개념] Clock

(Input과 output을 알 수 있는)
Input a, b 가
Output 을 결정해.



Must know
sequence of
past inputs to
know output

↓
현재 고기 상태는
알고 있어야 함.
(중간값, 과거값의 저장되어 있는)
history

Example Needing Bit Storage


- Flight attendant call button

Press call: light turns on

Stays on after button released

Press cancel: light turns off

Logic gate circuit to implement this?



Doesn't work. Q=1 when Call=1, but **doesn't stay** 1 when Call returns to 0.


Need some form of "*feedback*" in the circuit

값이 저장되려면 feedback 필요

In addition, Q=1 when Cancel=1.


– Malfunction: Q should be 0 when Cancel=1.

Bit storage를 만들어보자!




1. Call button pressed – light turns on

유지



2. Call button released – light stays on



3. Cancel button pressed – light turns off

S	t	결과값 Q
0	0	0
0	1	1
1	0	1
1	1	1



First attempt at Bit Storage

Q가 영원히 1임 \Rightarrow 무언가 원하는 결과

- We need some sort of feedback

Does circuit on the right do what we want?


No: Once Q becomes 1 (when S=1), Q stays 1 forever – no value of S can bring Q back to 0.



값이 hold 되는 것 가능.

Additional Considerations

Non-Ideal Gate Behavior -- Delay



delay는 매우 짧은 시간임.

↳ delay 가 생길 수 밖에 없음.







- Real gates have some delay
 - Outputs don't change immediately after inputs change

Bit Storage Using an SR Latch

논리적 비약


- Does the circuit to the right, with cross-coupled NOR gates, do what we want?
- Yes! How did someone come up with that circuit?
Maybe just trial and error, a bit of insight...

(set · reset)



NOR gate

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0



결과 NOR gate 2개로
값을 저장하는 storage 만들기

Example Using SR Latch for Bit Storage

- SR latch can serve as bit storage in previous example of flight-attendant call button


- Call=1 : sets Q to 1

- Q stays 1 even after Call=0

- Cancel=1 : resets Q to 0

- But, there's a problem...

↳ latch의 문제점이 있음



latch




⇒ bit을 잡아가둔다

(사전적의미) 걸쇠, 봉지로 참고다


⇒ storage (저장)

Problem with SR Latch


- Problem \Rightarrow 동시에 $S=1, R=1$ 을 누르고, 떼면 문제 발생 \hookrightarrow  가 무한 반복으로 깜빡거림.
- If $S=1$ and $R=1$ simultaneously, we don't know what value Q will take



무한 반복





Leads to oscillation!



Problem with SR Latch


- Problem not just one of a user pressing two buttons at same time.
- Can also occur even if SR inputs come from a circuit that supposedly never sets $S=1$ and $R=1$ at same time.
 - But does, due to different delays of different paths






Solution: Level-Sensitive SR Latch

- Add enable input “C” as shown
- Only let S and R change when C=0
- Ensure circuit in front of SR never sets SR=11
- Change C to 1 only after sufficient time for S and R to be stable.
- When C becomes 1, the stable S and R value passes through the two AND gates.

→ 동시에 1이 올 경우가 없어짐. → oscillation하는 경우를 막아줌.




↳ Clk이 사용할 때만, S와 R에 원하는 값을 넣을 수 있음.



Level-sensitive SR latch symbol

Clock Signals for a Latch

CLk은 일정하게 있어야 함.
(fixed)
↓
SR latch (CLk을 빼준 버전).



- How do we know when it's safe to set C=1?
 - Most common solution – make C pulse up/down
 - C=0: Safe to change X, Y
 - C=1: Must *not* change X, Y
 - * Clock signal -- Pulsing signal used to enable latches

Because it ticks like a clock

Sequential circuit (whose storage components all use clock signals): **synchronous** circuit 동화회로


Most common type

Asynchronous circuits – important topic, but left for advanced course.


Sequential Circuit

||

Synchronous circuit
(동화회로)



Clocks



Clock period: time interval between pulses

Above signal: period = 20 ns

Clock cycle: one such time interval

Above signal shows 3.5 clock cycles

Clock frequency: 1/period

Above signal: frequency = 1 / 20 ns = 50 MHz

1 Hz = 1/1sec – period is 1sec.

1 GHz = 103 MHz = 109 Hz = 1 / (10⁻⁹ sec) = 1 / 1ns – period is 1ns.

↳ 1ns의 주기를 가진 디ك의 통과 Hz = 1 GHz
 10^{-9} 10^9

$$\text{전체시간} = \left(\frac{\text{CLK}}{\text{period}} \right) \times \left(\frac{\text{CLK}}{\text{cycle}} \right)$$

Freq	Period
100 GHz	0.01 ns
10 GHz	0.1 ns
1 GHz	1 ns
100 MHz	10 ns
10 MHz	100 ns

More Complex Bit Storage System

- Previous example - Flight attendant call button
 - Level-Sensitive SR-Latch is enough to design the button system.
Because the system is very simple!
이전에 배운 예제
- More complex bit storage system = 더 복잡한 bit storage system.
 - For example,
 - Some storages transfer bit-data to other storages. \Rightarrow Storage 간의 data 이동
 - Several storages exchange bit-data together. \Rightarrow Storage 간의 data 교환

Level-Sensitive Latch can perfectly support such systems?

↳ 이러한 경우에서 flip-flop이 왜 필요하지 시겠지.


More Complex Bit Storage System

→ SR Latch는 제어에 어려움이 있음.

- Difficulties controlling level-sensitive SR latch → 너무 많은 권한을 부여함.

We allow level-sensitive SR latch to have too much power.

- 두 개의 input의 시불명한 저장 가능 Timeless storing capability based on two inputs (S and R) style
- If R is always zero, the latch can permanently keep a value of S when Clk=1. \Rightarrow Clk=1일 때, 항상 R=0 이면 S의 값을 영구적으로 저장 가능
- Therefore, the system may keep the error values caused by troubloousness of cotrolling two inputs (S and R). \Rightarrow 두 개 입력을 제어하는 것이 어렵거나 번거로운 것.
- It depends on for how long Clk=1. When Clk=1, through how many latches will a signal travel?
 - Clk_A -- signal may travel through multiple latches.
 - Clk_B -- signal may travel through fewer latches.Hard to pick Clk that is just the right length. \Rightarrow 系統의 clk length가 조정하지 않수가 좋음.



→ 더 정교한 동기화 ⇒ 더 복잡한 storage 설계 가능

More Elaborate Synchronization

⇒ 저울을 편하게 하기 위해서 latch의 권한을 줄이자.

- Let's reduce the power of the latch for simplifying control.

We allow level-sensitive SR latch to have too much power.

Timeless storing capability based on two inputs (S and R) style

- If R is always zero, the latch can permanently keep a value of S when Clk=1.
- Therefore, the system may keep the error values caused by troubousness of controlling two inputs (S and R).

Inputs 1개로

storage capability는

1-cycle로 줄여버려라

Only 1-cycle capability based on one-input style

. It does not matter because the storing capability can be extended with feedback circuits.

→ 계속 그 값을 저장하고 싶으면 feedback 회로로 계속 불러주면 됨.

(개별자가 저장하는)


It depends on for how long Clk=1.

- When Clk=1, through how many latches will a signal travel?
 - Clk_A -- signal may travel through multiple latches.
 - Clk_B -- signal may travel through fewer latches.
- Hard to pick Clk that is just the right length.

CLK이 되어야하는

순간 만 유행처럼 갑자기 떠듬

It only depends on the rising edge of a clock signal.




More Elaborate Synchronization



More Elaborate Synchronization 이 7가지 큰 특징

1) Only 1-cycle capability based on one-input style



더 정확한 Storage를 만들기 위해
component의 구현을 빠렸다.
→ 개발자 관점이 늘어남.
→ 통제하기 좋음. (성능)

It means that the bit storage only store a value from the 'current rising edge' to the brink of the 'next rising edge'.

→ 현재 rising edge ~ 다음 rising edge 까지 값 저장.

2) It only depends on the rising edge of a clock signal.

(∴ Rising edge 값이 바뀌어야 1-cycle이요)

More Elaborate Synchronization

- Design strategy for the elaborate bit storage
- **Step#1:** First of all, let's make (level-sensitive SR latch) to have 'only 1-cycle storing capability with only one-input.'
학장 ↓
- **Step#2:** Then, we try to design the bit storage that only stores a value on the rising edge of a clock signal based on Step#1.
↓
결과 : Flip-flop


Design strategy for the elaborate bit storage : Step#1

Step#1: First of all, let's make level-sensitive SR latch to have 'only 1-cycle storing capability with only one-input.'

Level-sensitive D latch


If we consider only one input 'D'

Inserted inverter ensures R always opposite of S.




↗ SR latch에서 R 제거

이렇게 되어 1-cycle 동안의 강제 유지됨.




input R 차단됨.



Level-Sensitive D latch symbol

Design strategy for the elaborate bit storage : Step#1



- Timing comparison between SR latch and D latch



Design strategy for the elaborate bit storage : Step#1

- Previous example - Flight attendant call button
- Is level-sensitive D-Latch enough to design the button system?

부족함.





Step 1 \Rightarrow 1-cycle (storing capability)
1-input

Design strategy for the elaborate bit storage : Step#2

- Step#2: We try to design the bit storage that only stores a value on the rising edge of a clock signal based on Step#1)
 - Level sensitive D latch
- The elaborate bit storage
 - 'only storing on the rising edge' means that any change of the input value right after the rising edge must not affect the output even though Clk = 1.
 - This is impossible on the level sensitive D latch. However, it may be achieved if an additional logic stores the input value 'D' on the rising edge and feed it to input 'D1' of the latch regardless of the change of 'D' as below figure.

Storage 가능
존재하지 않음.
rising edge는 일시적인 값은 아니라고
인식하는 것

(① 초기 차운 rising edge를 계서 D₁에 넣여줌)



clk=1 일지라도
rising edge 일고는 아무런 영향을 주지 않음. ⇒ rising한 순간만 보겠다.

D가 값(상태)과
상관없이

상관없이

points는
rising edge는
값은 저장하여
보내려는 것

값은 저장하여
보내려는 것

모든 register는 D-type flip-flop \Rightarrow "D flip-flop"만 알아도 됨.

(1시간 49분)

Design strategy for the elaborate bit storage : Step#2

~~Master-Servant~~ \rightarrow master-servant 구조 \Rightarrow D latch의 D-type flip-flop = **D-flip flop**


- Flip-flop:** Bit storage that stores on clock edge, not level

- One design -- master-servant



Two latches, output of first goes to input of second, master latch has inverted clock signal.

So master loaded when $\text{Clk}=0$, then servant when $\text{Clk}=1$.

When Clk changes from 0 to 1, master disabled, servant loaded with value that was at D just before Clk changed --
i.e., value at D during rising edge of Clk.



rising edge 때 D에 저장
Q가 정지(지정)



D Flip-Flop


~~edge rising or falling~~ rising edge flip-flop

The triangle means clock input, edge triggered


Symbol for rising-edge triggered D flip-flop



falling edge flip flop



Symbol for falling-edge triggered D flip-flop




flip-flops latch 74

⇒
edge triggered

D Flip-Flop


- Solves problem of not knowing through how many latches a signal travels when $\text{Clk}=1$ as shown in page #17
- In figure below, signal travels through exactly one flip-flop, for Clk_A or Clk_B
- Why? Because on rising edge of Clk , all four flip-flops are loaded simultaneously -- then all four no longer pay attention to their input, until the next rising edge. Doesn't matter how long Clk is 1.



Clk 이 끝난 결과가 같음. (주) 상관X

D Latch vs. D Flip-Flop

- Latch is level-sensitive: Stores D when Clk=1 Clk=1인 순간
- Flip-flop is edge triggered: Stores D when Clk changes from 0 to 1 \hookrightarrow Rising edge인 순간.
 - Saying "level-sensitive latch," or "edge-triggered flip-flop," is redundant: Just saying latch or flip-flop is ok! \Rightarrow 이를 그냥 latch, flip-flop이라고 부르면 됨
 - Two types of flip-flops -- rising or falling edge triggered.
- Comparing behavior of latch and flip-flop:



→ D flip flop을 앞에 가는 구현하기

Flight-Attendant Call Button Using D Flip-Flop

• Combinational Logic + D flip-flop

Combinational Logic

Inputs are Call, Cancel, and present output value of D flip-flop, Q

Output is input value of D flip-flop, D.

Design process

1. Capture the function: truth table shown below

2. Convert to equation: ?

3. Implement as a gate-based circuit : ?

(Truth table) ↗ 초기값 조정 .


Call	Cancel	Q	D
0	0	0	0
0	0	1	1
0	1	0 → 0	
0	1	1 → 0	
1	0	0 → 1	
1	0	1 → 1	
1	1	0	1
1	1	1	1

Preserve value: if
Q=0, make D=0; if
Q=1, make D=1

Cancel -- make
D=0

Call -- make D=1


Let's give priority
to Call -- make
D=1



Flight-Attendant Call Button Using D Flip-Flop

- Combinational Logic + D flip-flop
 - Combinational Logic Design process

3. Implement as a gate-based circuit



1. Capture the function

Call	Cancel	Q	D
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



2. Convert to equation: $D = \text{Call} + \text{Q} \cdot \text{Cancel}'$

Q	Call	Cancel	0	0	1	1
0					1	1
1			1		1	1

Non-Ideal Flip-Flop Behavior

Can't change flip-flop input too close to clock edge

Setup time: time that D must be stable before edge

Else, output value temporarily shows the previous value.

Hold time: time that D must be held stable after edge

Else, output value changes.

Violating setup/hold time

Violating setup/hold time can lead to unstable situation

Therefore, we must make sure setup/hold time.

A flip flop typically comes with a datasheet describing setup times and hold times.

↳ 반드시 공정 A flip-flop set up time / hold time 이 있는



설명 (Spec sheet) 을 보고 디자인 설계를 하면 될 것.



전체적인 설계로 결정할 (설계들이 합)



설계 공정할 수록 Set-up time / hold time 이 짧을



Rising edge에 깨끗이
data는 유지된다
Falling edge에 깨끗이
data는 유지된다
증거는 시간을 증명함.

(→ 추가설명)

이유한 문제 현상이 일어나는 원인이 다음



(2시간 34분)

Non-Ideal Flip-Flop Behavior

Setup Time Violation – caused by internal delay of master D latch

Setup time is very short. So correct Qm/Ds Value is not yet prepared on rising edge of Clk.



Therefore, output Qs temporarily shows the previous Qm/Ds value.



↳ master D latch

Hold Time Violation – caused by inverter delay coupled with master D latch

- Hold time is very short. So D/Dm value changes before Cm becomes 0. ↳ inverter clk
- Therefore, Qm/Ds Value also changes and affects output Qs.



hold time violated
inverter delay
zéro voltage.

0

Qs is ok!

또 0 으로 만들려면

(초기화, 부팅을 위해)

system이 초기화 flip flop에

증가한 reset을 준다.

SR (latch)
reset 과는 다른
Tx, 부팅 초기화

Flip-Flop Reset Inputs

증가자


실제 flip-flops R (reset)이 존재

- Some flip-flops have additional inputs



① Synchronous reset: clears Q to 0 on rising edge of clock.

② Asynchronous reset: clear Q to 0 immediately. (not dependent on clock edge)


⇒ 디자인 Synchronous reset은 일정한 초기화



clk ring은
R



clk과 상관없이
AR을 높고 D를 낮은
정도




2단계
D 값을
설정해주는
rising edge

0


Bit Storage Summary

문제) SR=11 일 때
정의)





Feature: S=1 sets
Q to 1, R=1 resets
Q to 0. Problem:
SR=11 yield
undefined Q.

C1: 무작정 Storage를 통해
C1(ke) level 안보는 대체 방법
SR latch은 제어가 어렵음.
(2-bit input)



Feature: S and R only have effect when C=1.
We can design outside circuit so SR=11 never happens when C=1. Problem: level-sensitive sync' method is not feasible to more complex bit storage systems.

→ 가능은 한데 저마다 고려는 거 같아
→ but 저마다 용이해짐 ☆



Feature: Only loads D value present at rising clock edge, so values can't propagate to other flip-flops during same clock cycle – more elaborate sync' method. Tradeoff: uses more gates internally than D latch but gate count is less of an issue today.

↳ 좋은 예제

증정과 물리적 차
증정과 사용이 아님.


- We considered increasingly better bit storage until we arrived at the robust D flip-flop bit storage.



Register for Multi-bit Storage


Basic Register → D flip flop의串接器

- Typically, we store multi-bit items.
e.g., storing a 4-bit binary number
- Register**: multiple flip-flops sharing clock signal.
From this point, we'll use registers for bit storage.
- No need to think of latches or flip-flops.
But now you know what's inside a register.



Register with Parallel Load

- Basic register: Loaded every cycle
 - For other uses, may want to load only on certain cycles



Basic register loads on every clock cycle

How extend to only load on certain cycles?

→ 특정한 시간 (cycle) 만큼 값을 저장하고 싶으면 어떻게 해야 할까?
답변은?.


Mux

→ 어떤가 값이 들어올때

하나의 값을 선택하는 것

Register with Parallel Load

- Add **2x1 mux** to front of each flip-flop.
- Register's load input selects mux input to pass.
- Either existing flip-flop value, or new value to load.



새로운 Input을 알았지



⇒ MUX가 결정

현재값을 알았지

$load = 0$ (保持)

$load = 1$ (装载)

feedback



0

동작

이전에 학습한 내용은
다시 살펴보기. **W/R 동작을 가능**
하는 원리에 대해서


→ 메모리의 특징 위치
(**쓰기**)
(**쓰기**)
(**읽기**)

Register File


MxN register file component provides efficient access to M cases of N-bit-wide registers.

Register file has one data input and one data output, and allows us to specify which internal register to write and which to read.

For example, 4x32 register file



N → 4개 데이터를 구성하는 블록
M → N이 몇 가지가 있나.



Buffer
: output equals its input
but the output is as
stronger
(higher current signal).

비교적 출력이
강한 편이다.
⇒ analog circuit.

Tri-state buffer
: same to general
buffer but supports
high impedance ('Z')
like no connection.

c=1: q=d
c=0: q='Z'
like no connection

3-state
연결X

자연에는 (개인별로 주어진 reg) 까만 등장한다.
d0, d1, d2, d3 중 1개만 load될

여기서는 4개를 모두
구성하는 원리로.
2개선택
작동이
0 약간.

SRAM, DRAM과 같은
구현 가능.

Register File Timing Diagram

2(지시)는 둘다 제작함.

(flip flop)
Synchronous



→ write-operation

Asynchronous

→ read-operation

Simultaneous read
& write operation
possible

may be same
register.



clk 안정화
되었음.

3/12