



STLC 송수신을 위한 전체 framework 및 송수신 블록 설계


발표자 : 유제인


CONTENTS


- 1. Frame Structure
- 2. RF sate handler
- 3. Timing Diagram
- 4. Initial Setup
- 5. USRP
- 6. Parameter for Debugging
- 7. RF Algorithm













A: Guard Time; for changing HW state => under 0.21429ms (1ms * 3/14)

B : Read Slot => under 0.42857ms (1ms * 6/14)

C : SchedulTime + IQsendMargin ; Estimation of Channel H, modulation, Scheduling and Iq send margin => under 0.35714ms (1ms * 5/14)





4. Initial SetUp

1-1) vi runTx.sh

```
#!/bin/bash
sudo ./cmake_targets/ran_build/build/nr-uesoftmodem -C 3300000000 --TM 2 --BM 1 --node-type 1 --preamble-scale 2 --data-scale 2
~
```

1-2) vi runRx.sh

```
#!/bin/bash
sudo ./cmake_targets/ran_build/build/nr-uesoftmodem -C 3300000000 --node-type 0 --TM 2 --BM 1 --capture-rx-data 1 --nb-rx-data 1000
```

```
#define CONFIG HLP DLF
                                 "Set the downlink frequency for all component carriers\n"
                                 "Transmit mode (0 - SISO, 1 - 2x1 STBC, 2 - 1x2 STLC)"
#define CONFIG HLP TRANSMITMODE
#define CONFIG HLP BWMODE
                                 "Bandwidth mode (0 - 5MHz, 1 - 10MHz, 2 - 20MHz, SCS : 15kHz (common))"
#define CONFIG_HLP_NODE_TYPE
                                 "type of node (0 - rx, 1 - tx)\n"
                                 "Preamble scaledown level (power of 2)\n"
#define CONFIG HLP SCALE PRE
#define CONFIG HLP SCALE DATA
                                 "data scaledown level (power of 2)\n"
                                 "pilot scaledown level (power of 2)\n"
#define CONFIG HLP SCALE PILOT
                                 "data capture option\n"
#define CONFIG HLP CAPTURE
                                 "number of data to transmit\n"
#define CONFIG HLP NBRXDATA
```

	TM	BM
0	SISO	5MHz
1	STBC	10MHz
2	STLC	20MHz

2) CMakeList

	MOD_STBC	MOD_STLC
SISO	True	False
STBC	True	False
STLC	True	True

If you changed the CMakeList, you must run cleanUE.sh

3) IQ Send Margin

```
//TX related parameters
#ifdef MOD_STBC
#define VRF_IQSENDMARGIN
#else
#define VRF_IQSENDMARGIN
#endif
#define VRF_MINSCHEDTIME

250

Change VRF_IQSENDMARGIN
STBC: 300
SISO & STLC: 250
```

TX/RX 모두 가능한 노드에 안테나 연결



STLC 동작 시 주황색 불빛



TX RX

```
//#define VRX DBGPRINT
TX Log
            [PHY] detection success (time offset : 6840)
            [PHY] detection success (time offset : 6840)
                                                                                     #define VRX DBGPRINT
            [VRF] schedule IRQ for slot 2 (fdbk), rest:3280 <- number of offset sub carrier
            >>>> 3/4 rx : : 697 us
            [VTX] slot IRQ from RF (2)
      [VHW] >>>> signal to L1 : 0 us
                                                                                             SchedTime
      [VHW] >>>> L1 schedule indication : 0 us
      [VHW] >>>>> VTX start preamble detection : 1 us
      [PHY] preamble detection start ::::: start : 6400, end : 7200
                                                            preamble detection에 걸린 시간!!!
       [VHW] >>>>> VTX end preamble detection : 65 us
       [PHY] detection success (time offset : 6844)
       [VHW] >>>> VTX start modulation : 1 us
      [VHW] >>>> VTX end modulation : 9 us
           [VTX] waiting scheduling IRQ
            >>>>> return back to origin: 11 us
            >>>> sendUSRP end : : 126 us
                                                                                            IQSendMargin
            >>>> receiveUSRP end : : 206 us
            --> slot interval : 1035 us
                                             <- 1ms에 근접
      [PHY] [VRF] schedule IRQ for slot 3 (normal), rest:3840, bitmap:5
[VHW] >>>> 3/4 rx : : 660 us <- A+B 구간에서 걸린 시간
[VHW] >>>> receiveUSRP end : : 297 us
            --> slot interval : 961 us
```

3291

6583

1536

3840

```
#ifdef MOD STLC
         if (txMode == 2)
             txrxMode = nhal trxMode 1x2STLC;
             antType = nhal trxAnt common;
             fdbk_pattern = 0xA; //bitmap of slots for feedback channel Slot pattern (0xA = 1010)
             fdbk_width = nhal_fdbkWidth_3_6_5;  Block design
     #endif
    switch(fdbk width)
                                                                               fdbkOffset
        case nhal fdbkWidth 1 2 1:
                                                                              fdbkDuration
            nhal rfic ix->woReg.fdbkOffset = samples per slot/4;
            nhal rfic ix->woReg.fdbkDuration = samples per slot/2;
                                                                           SchedTimeSample
            break;
        case nhal fdbkWidth 3 5 6:
                                                                             IQSendMargin
            nhal_rfic_ix->woReg.fdbkOffset = samples_per_slot*3/14;
            nhal_rfic_ix->woReg.fdbkDuration = samples_per_slot*5/14;
            break:
        case nhal fdbkWidth 3 6 5:
                                                                     Interval A; change HW state
            nhal rfic ix->woReg.fdbkOffset = samples per slot*3/14;
            nhal rfic ix->woReg.fdbkDuration = samples per slot*6/14;
                                                                     Interval B ; read Buffer
            break;
        default:
            LOG_E(PHY, "[ERROR] configuration fail : invalid feedback width (%i)\n", fdbk_width);
            return -1;
            break;
3> vrf_IQSendMargin = (uint32_t)(VRF_IQSENDMARGIN*(vrf_rfDevcfg[0].sample_rate/1000000.0));
     vrf SchedTimeSample = (uint32 t)(VRF MINSCHEDTIME*(vrf rfDevcfg[0].sample rate/1000000.0));
     vrf SchedTime = VRF MINSCHEDTIME;
```

#endif

1> vrf_readFdbk ; TX에서 UL slot을 읽어올 때 사용

```
#ifdef MOD STLC
void vrf readFdbk(openair0 timestamp *timestamp, uint8 t slot nb)
   void *rxp[HW NB RXANT];
    // 1. bypass
   for (int i=0; i<vrf activatedAnt; i++)
       memset(&vrf rxdata[slot nb][i][0], 0, vrf fdbkConfig.offset*sizeof(int));
        rxp[i] = ((void *)&dummy_rx[i][0]);
                                           A 구간 subcarrier bypass
   AssertFatal(vrf fdbkConfig.offset ==
               vrf rfdevice.trx read func(&vrf rfdevice,
                                           timestamp,
                                           vrf fdbkConfig.offset,
                                          vrf activatedAnt),
   //2. read fdbk
   for (int i=0; i<vrf activatedAnt; i++)
        rxp[i] = ((void *)&vrf rxdata[slot nb][i][vrf fdbkConfig.offset]);
   AssertFatal(vrf fdbkConfig.duration ==
                                                               // Add RXANT ID
                 vrf_rfdevice.trx_read_func(&vrf_rfdevice,
                                            timestamp,
                                            vrf activatedAnt),
                                            "");
```

2> vrf_readSlot; RX에서 DL slot을 읽어올 때 사용

```
void vrf_readSlot(openair0_timestamp *timestamp, uint8_t slot nb, int deltaDrift)
   void *rxp[HW NB RXANT];
   for (int i=0; i<vrf activatedAnt; i++)
       rxp[i] = ((void *)&vrf rxdata[slot nb][i][0]);
   AssertFatal((vrf samples in slot+deltaDrift )==
                vrf rfdevice.trx read func(&vrf rfdevice,
                                           timestamp,
                                           vrf samples in slot+deltaDrift,
                                           vrf activatedAnt).
                  Slot 전체를 읽어옴
```

vrf_fdbkconfig.duration, ← B 구간 subcarrier 개수 만큼 읽어옴

7. RF Algorithm: send slot

1> vrf_sendSlot; TX에서 DL slot을 전송할 때 사용

```
void vrf_sendSlot(openair@_timestamp *timestamp, uint8_t slot_offset, int txrxOffset)
{
    void *txp[HW_NB_TXANT];
    int writeBlockSize = vrf_samples_in_slot; 		 전체 subcarrier 전송

    for (int i=0; i<vrf_activatedAnt; i++)
        txp[i] = (void *)&vrf_txdata[slot_nr][i][0];

    AssertFatal( writeBlockSize == vrf_rfdevice.trx_write_func(&vrf_rfdevice, *timestamp + txrxOffset + slot_offset*vrf_samples_in_slot, txp, writeBlockSize, vrf_activatedAnt, 4), writeBlockSize, vrf_activatedAnt, 4), writeBlockSize, vrf_activatedAnt, 4), "");
}
```

2> vrf_sendFdbk ; RX에서 UL slot을 전송할 때 사용

```
#ifdef MOD STLC
void vrf sendFdbk(openair0 timestamp *timestamp, uint8 t slot nr)
   void *txp[HW NB TXANT];
   int writeBlockSize = vrf_fdbkConfig.duration; ← B 구간 만큼의 subcarrier만 전송
   for (int i=0; i<vrf activatedAnt; i++)
       txp[i] = (void *)&vrf txdata[slot nr][i][vrf fdbkConfig.offset];
   AssertFatal( writeBlockSize ==
              vrf rfdevice.trx write func(&vrf rfdevice,
                                         *timestamp + vrf_fdbkConfig.offset +
                                                                           ← 2 Slot + A 구간이 지난 다음 USRP 전송 시작
                                         2*vrf samples in slot,
                                                                                   ex) slot #1에서 processing -> slot #3에서 전송
                                         txp,
                                         writeBlockSize,
                                         vrf activatedAnt,
                                         4),"");
```

THANK YOU!