
Digital Design & Computer Architecture Sarah Harris & David Harris

Chapter 4:

Hardware Description Languages

Chapter 4:: Topics

- Introduction
- Combinational Logic
- Delays
- Sequential Logic
- Combinational Logic w/ Always
- Blocking & Nonblocking Assignments
- Finite State Machines
- Parameterized Modules
- Testbenches



Chapter 4: Hardware Description Languages

Introduction

Introduction

Hardware description language (HDL):

- Specifies logic function only
- Computer-aided design (CAD) tool produces or synthesizes the optimized gates
- Most commercial designs built using HDLs
- Two leading HDLs:
 - SystemVerilog
 - Developed in 1984 by Gateway Design Automation
 - IEEE standard (1364) in 1995
 - Extended in 2005 (IEEE STD 1800-2009)
 - VHDL 2008
 - Developed in 1981 by the Department of Defense
 - IEEE standard (1076) in 1987
 - Updated in 2008 (IEEE STD 1076-2008)

HDL to Gates

Simulation

- Inputs applied to circuit
- Outputs checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware

Synthesis

 Transforms HDL code into a *netlist* describing the hardware (i.e., a list of gates and the wires connecting them)


HDL: Hardware Description Language

IMPORTANT:

When using an HDL, think of the hardware the HDL should produce, then write the appropriate idiom that implies that hardware.

Beware of treating HDL like software and coding without thinking of the hardware.

SystemVerilog Modules




Two types of Modules:

- Behavioral: describe what a module does
- Structural: describe how it is built from simpler modules

Module Declaration

SystemVerilog:

- module/endmodule: required to begin/end module
- example: name of the module



Behavioral SystemVerilog

SystemVerilog:

- module/endmodule: required to begin/end module
- example: name of the module
- Operators:


```
~: NOT
```

&: AND

: OR

HDL Simulation


SystemVerilog:



HDL Synthesis

SystemVerilog:

Synthesis:



SystemVerilog Syntax

- Case sensitive
 - Example: reset and Reset are not the same signal.
- No names that start with numbers
 - Example: 2mux is an invalid name
- Whitespace ignored
- Comments:

Structural SystemVerilog

```
module and3(input logic a, b, c,
            output logic y);
  assign y = a \& b \& c;
endmodule.
module inv(input logic a,
           output logic y);
  assign y = \sim a;
endmodule
module nand3(input logic a, b, c
             output logic y);
  logic n1;
                              // internal signal
  and3 andgate(a, b, c, n1); // instance of and3
  inv inverter(n1, y); // instance of inv
endmodule
```

Chapter 4: Hardware Description Languages

Combinational Logic

Bitwise Operators


SystemVerilog:

```
module gates (input logic [3:0] a, b,
               output logic [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
       gates acting on 4 bit busses */
                                                Synthesis:
   assign y1 = a \& b; // AND
   assign y2 = a \mid b; // OR
   assign y3 = a ^ b; // XOR
                                                       y3[3:0]
   assign y4 = \sim (a \& b); // NAND
                                                        [3:0] [3:0] y4[3:0]
   assign y5 = \sim (a \mid b); // NOR
                                                y1[3:0]
                                                       y4[3:0]
endmodule
                                                            [3:0]
y1[3:0]
                                                            [3:0]
y5[3:0]
                                                y2[3:0]
                                                       y5[3:0]
// single line comment
                                                            [3:0]
y2[3:0]
/*...*/ multiline comment
```

Reduction Operators

SystemVerilog:


Synthesis:



Conditional Assignment

SystemVerilog:

Synthesis:




is also called a ternary operator because it operates on 3 inputs: s, d1, and d0.

Internal Variables

SystemVerilog:

Synthesis:



Precedence

Highest

~	NOT		
*, /, %	mult, div, mod		
+, -	add, sub		
<<, >>	shift		
<<<, >>>	arithmetic shift		
<, <=, >, >=	comparison		
==, !=	equal, not equal		
&, ~&	AND, NAND		
^, ~^	XOR, XNOR		
, ~	OR, NOR		
?:	ternary operator		

Lowest

Numbers

Format: N'Bvalue

N = number of bits, B = base

N'B is optional but recommended (default is decimal)

Number	# Bits	Base	Decimal Equivalent	Stored
3 ' b101	3	binary	5	101
' b11	unsized	binary	3	000011
8 ' b11	8	binary	3	00000011
8 ' b1010_1011	8	binary	171	10101011
3'd6	3	decimal	6	110
6 ' 042	6	octal	34	100010
8'hAB	8	hexadecimal	171	10101011
42	Unsized	decimal	42	000101010

Bit Manipulations: Example 1

SystemVerilog:

```
assign y = \{a[2:1], \{3\{b[0]\}\}, a[0], 6'b100_010\};
```

If y is a 12-bit signal, the above statement produces:


```
y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0
```

Underscores (_) are used for formatting only to make it easier to read. SystemVerilog ignores them.

Bit Manipulations: Example 2

SystemVerilog:


Synthesis:



Z: Floating Output

SystemVerilog:

Synthesis:




Chapter 4: Hardware Description Languages

Delays


SystemVerilog:

Delays are for simulation only! They do not determine the delay of your hardware.


endmodule




SystemVerilog:




SystemVerilog:




SystemVerilog:



SystemVerilog:



SystemVerilog:



Chapter 4: Hardware Description Languages

Sequential Logic

Sequential Logic

- SystemVerilog uses idioms to describe latches, flip-flops and FSMs
- Other coding styles may simulate correctly but produce incorrect hardware

always Statement


General Structure:

```
always @(sensitivity list)
  statement;
```

Whenever the event in sensitivity list occurs, statement is executed

D Flip-Flop

Synthesis:



Resettable D Flip-Flop

```
module flopr(input
                   logic clk,
             input logic reset,
             input logic [3:0] d,
             output logic [3:0] q);
  always ff @(posedge clk)
    if (reset) q <= 4'b0;
    else q \leq d;
endmodule
                          Synthesis:
                      [3:0]
                  [3:0]
                            D[3:0] Q[3:0]
                              q[3:0]
```

Resettable D Flip-Flop

```
module flopr(input
                   logic clk,
             input logic reset,
             input logic [3:0] d,
             output logic [3:0] q);
  always ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else q \le d;
endmodule
                          Synthesis:
                      [3:0].
                  [3:0]
                            D[3:0] Q[3:0]
                              q[3:0]
```

D Flip-Flop with Enable

```
module flopren(input
                      logic clk,
               input logic reset,
               input logic en,
               input logic [3:0] d,
               output logic [3:0] q);
  always ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else if (en) q <= d;
                                   Synthesis:
endmodule
                    clk
                           [3:0]
                                 [3:0]
                                                [3:0] [3:0]
                   d[3:0]
                                    D[3:0]
                                          Q[3:0]
                                                       q[3:0]
                                    Ε
                    en
                                         R
                   reset
```

q[3:0]

Latch

Warning: We don't use latches in this text. But you might write code that inadvertently implies a latch. Check synthesized hardware – if it has latches in it that you didn't intend to create, there's an **error**.

Review

General Structure:

```
always @(sensitivity list)
  statement;
```

```
Flip-flop: always_ff
```

• Latch: always_latch (don't use)

Chapter 4: Hardware Description Languages

Combinational Logic using always

if/else and case/casez

Statements that must be inside always statements:

- -if/else
- case, casez

Combinational Logic using always

```
// combinational logic using an always statement
module gates (input logic [3:0] a, b,
            output logic [3:0] y1, y2, y3, y4, y5);
             // need begin/end because there is
  always comb
   begin
          // more than one statement in always
     y1 = a \& b; // AND
     y2 = a | b; // OR
     y3 = a ^ b; // XOR
     y4 = \sim (a \& b); // NAND
     y5 = ~(a | b); // NOR
   end
endmodule
```

This hardware could be described with assign statements using fewer lines of code, so it's better to use assign statements in this case.

Combinational Logic using case

```
module sevenseg(input logic [3:0] data,
               output logic [6:0] segments);
  always comb
   case (data)
     //
                           abc defg
     0: segments =
                        7'b111 1110;
     1: segments =
                        7'b011 0000;
     2: segments =
                        7'b110 1101;
     3: segments =
                        7'b111 1001;
     4: segments =
                        7'b011 0011;
                        7'b101 1011;
     5: segments =
                        7'b101 1111;
     6: segments =
                        7'b111 0000;
     7: segments =
     8: segments =
                        7'b111 1111;
     9: segments = 7'b111 0011;
     default: segments = 7'b000 0000; // required
   endcase
endmodule
```

Combinational Logic using case

- case statement implies combinational logic
 only if all possible input combinations described
- Remember to use default statement

Combinational Logic using casez

```
module priority casez (input logic [3:0] a,
                       output logic [3:0] y);
  always comb
    casez(a)
                                                   Synthesis:
      4'b1???: y = 4'b1000; // ? = don't care
      4'b01??: y = 4'b0100;
      4'b001?: y = 4'b0010;
      4'b0001: y = 4'b0001;
      default: y = 4'b0000;
                                                     y23[0]
   endcase
endmodule
                                                     y24[0]
```

Chapter 4: Hardware Description Languages

Blocking and Nonblocking Assignments

Blocking vs. Nonblocking Assignment

- <= is nonblocking assignment</p>
 - Occurs simultaneously with others
- = is **blocking** assignment
 - Occurs in order it appears in file

Rules for Signal Assignment

Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)

```
always_ff @(posedge clk)
  q <= d; // nonblocking</pre>
```

• Simple combinational logic: use continuous assignments (assign...)

```
assign y = a \& b;
```

- More complicated combinational logic: use always_comb and blocking assignments (=)
- Assign a signal in only one always statement or continuous assignment statement.

Chapter 4: Hardware Description Languages


Finite State Machines

Finite State Machines


Three blocks:

- next state logic
- state register
- output logic


Moore FSM



Mealy FSM



FSM Example 1: Divide by 3




The double circle indicates the reset state

Divide by 3 FSM in SystemVerilog

```
module divideby3FSM(input logic clk,
                    input logic reset,
                    output logic q);
   typedef enum logic [1:0] {S0, S1, S2}
statetype;
   statetype state, nextstate;
   // state register
   always ff @(posedge clk, posedge reset)
      if (reset) state <= S0;
      else
                 state <= nextstate;</pre>
   // next state logic
   always comb
     case (state)
        S0:
            nextstate = S1;
        S1: nextstate = S2;
        S2: nextstate = S0;
        default: nextstate = S0;
                                                         CLK
     endcase
                                                next
                                                              state
                                                                   output
                                                                          outputs
                                                state
                                                logic
   // output logic
   assign q = (state == S0);
endmodule.
```

FSM Example 2: Sequence Detector

Moore FSM




Sequence Detector FSM: Moore

```
module segDetectMoore(input logic
                                    clk, reset, a,
                      output logic smile);
   typedef enum logic [1:0] {S0, S1, S2} statetype;
   statetype state, nextstate;
   // state register
   always ff @(posedge clk, posedge reset)
      if (reset) state <= S0;
      else state <= nextstate;
   // next state logic
   always comb
      case (state)
        S0:
                 if (a) nextstate = S0;
                                                      Moore FSM
                 else nextstate = S1;
                                                        Reset
                                                              0
        S1:
                 if (a) nextstate = S2;
                 else nextstate = S1;
                                                                   S1
                                                          S0
        S2:
                 if (a) nextstate = S0;
                 else nextstate = S1;
        default:
                        nextstate = S0;
      endcase
                                                         CLK
   // output logic
                                                            k <sub>state</sub>
                                                next
                                                      state
                                                                   output
   assign smile = (state == S2);
                                                                          outputs
                                               state
endmodule.
                                                logic
```

FSM Example 3: Sequence Detector


Mealy FSM




Sequence Detector FSM: Mealy

```
module segDetectMealy(input logic
                                        clk, reset, a,
                     output logic smile);
  typedef enum logic {S0, S1} statetype;
  statetype state, nextstate;
  // state register
  always ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
    else
              state <= nextstate;</pre>
  // next state and output logic
  always comb begin
    smile = 1'b0;
    case (state)
       S0:
               if (a) nextstate = S0;
               else nextstate = S1;
               if (a) begin
       S1:
                        nextstate = S0;
                        smile = 1'b1;
                      end
               else
                     nextstate = S1;
       default:
                       nextstate = S0;
    endcase
  end
endmodule
```

Mealy FSM





Chapter 4: Hardware Description Languages

Parameterized Modules

Parameterized Module

2:1 mux:

Instance with 8-bit bus width (uses default):

```
mux2 myMux(d0, d1, s, out);
```

Instance with 12-bit bus width:

```
mux2 # (12) low mux (d0, d1, s, out);
```

Chapter 4: Hardware Description Languages

Testbenches

Testbenches

- HDL that tests another module: device under test (dut)
- Not synthesizeable
- Types:
 - Simple
 - Self-checking
 - Self-checking with testvectors

Testbenches

 Write SystemVerilog code to implement the following function in hardware. Name the module sillyfunction.

$$y = \overline{b}\overline{c} + a\overline{b}$$

Testbench 1: Simple Testbench

```
module testbench1();
  logic a, b, c;
  logic y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  initial begin
    a = 0; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
    a = 1; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
  end
endmodule
```

Testbench 2: Self-Checking Testbench

```
module testbench2();
  logic a, b, c;
  logic y;
  sillyfunction dut(a, b, c, y); // instantiate dut
  initial begin // apply inputs, check results one at a time
   a = 0; b = 0; c = 0; #10;
    if (y !== 1) $display("000 failed.");
   c = 1; #10;
    if (y !== 0) $display("001 failed.");
   b = 1; c = 0; #10;
    if (y !== 0) $display("010 failed.");
   c = 1; #10;
    if (y !== 0) $display("011 failed.");
   a = 1; b = 0; c = 0; #10;
    if (y !== 1) $display("100 failed.");
    c = 1; #10;
    if (y !== 1) $display("101 failed.");
   b = 1; c = 0; #10;
    if (y !== 0) $display("110 failed.");
   c = 1; #10;
    if (y !== 0) $display("111 failed.");
  end
endmodule
```


Testbench 3: Testbench w/ Testvectors

- Testvector file: inputs and expected outputs
- Testbench:
 - 1. Generate clock for assigning inputs, reading outputs
 - 2. Read testvectors file into array
 - 3. Assign inputs, expected outputs
 - 4. Compare outputs with expected outputs and report errors

Testbench 3: Testbench w/ Testvectors

Testbench clock:

- Assign inputs (on rising edge).
- Compare outputs with expected outputs (on falling edge).



 Testbench clock also used as clock for synchronous sequential circuits

Testbench 3: Testvectors File

- File: example.txt
- contains vectors of abc_yexpected

```
//abc_yexpected 000_1 001_0 010_0 011_0 100_1 101_1 110_0 111 0
```

1. Generate Clock

```
module testbench3();
 logic clk, reset;
 logic a, b, c, yexpected;
 logic y;
 logic [31:0] vectornum, errors; // bookkeeping variables
 logic [3:0] testvectors[10000:0]; // array of testvectors
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
 // generate clock
 always // no sensitivity list, so it always executes
   begin
     clk = 1; #5; clk = 0; #5;
   end
```

2. Read Testvectors into Array

```
// at start of test, load vectors and pulse reset
initial
   begin
      $readmemb("example.tv", testvectors);
      vectornum = 0; errors = 0;
      reset = 1; \#22; reset = 0;
   end
// Note: $readmemh reads testvector files written in
// hexadecimal
```

3. Assign Inputs and Expected Outputs

```
// apply test vectors on rising edge of clk
always @(posedge clk)
  begin
  #1; {a, b, c, yexpected} = testvectors[vectornum];
  end
```

4. Compare with Expected Outputs

```
// check results on falling edge of clk
   always @(negedge clk)
    if (~reset) begin // skip during reset
      if (y !== yexpected) begin
        $display("Error: inputs = %b", {a, b, c});
        $display(" outputs = %b (%b expected)", y, yexpected);
        errors = errors + 1;
      end
                                                        This bit width needs
// Note: to print in hexadecimal, use %h. For example,
                                                        to be the same as
         display("Error: inputs = h", {a, b, c});
                                                        vector size!
// increment array index and read next testvector
      vectornum = vectornum + 1;
      if (testvectors[vectornum] === 4'bx) begin
          $display("%d tests completed with %d errors",
                vectornum, errors);
        $stop;
      end
    end
endmodule
// === and !== can compare values that are 1, 0, x, or z.
```

About these Notes

Digital Design and Computer Architecture Lecture Notes

© 2021 Sarah Harris and David Harris

These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.