


state register

(a)



(b) inputs next state logic state regis

