
Digital Design & Computer Architecture Sarah Harris & David Harris

Chapter 6:
Architecture


Chapter 6 :: Topics

- Introduction
- Assembly Language
- Programming
- Machine Language
- Addressing Modes
- Lights, Camera, Action:
 Compiling, Assembly, & Loading
- Odds & Ends



Introduction

- Jumping up a few levels of abstraction
- Architecture: programmer's view of computer
 - Defined by instructions & operand locations
- Microarchitecture: how to implement an architecture in hardware (covered in Chapter 7)



Assembly Language

- Instructions: commands in a computer's language
 - Assembly language: human-readable format of instructions
 - Machine language: computer-readable format (1's and 0's)
- RISC-V architecture:
 - Developed by Krste Asanovic, David Patterson and their colleagues at UC Berkeley in 2010.
 - First widely accepted open-source computer architecture

Once you've learned one architecture, it's easier to learn others

Kriste Asanovic

- Professor of Computer
 Science at the University of California, Berkeley
- Developed RISC-V during one summer
- Chairman of the Board of the RISC-V Foundation
- Co-Founder of SiFive, a company that commercializes and develops supporting tools for RISC-V



Andrew Waterman

- Co-founded SiFive with Krste Asanovic
- Weary of existing instruction set architectures (ISAs), he co-designed the RISC-V architecture and the first RISC-V cores
- Earned his PhD in computer science from UC Berkeley in 2016




David Patterson

- Professor of Computer Science at the University of California, Berkeley since 1976
- Coinvented the Reduced Instruction Set Computer (RISC) with John Hennessy in the 1980's
- Founding member of RISC-V team.
- Was given the Turing Award (with John Hennessy) for pioneering a quantitative approach to the design and evaluation of computer architectures.



John Hennessy

- President of Stanford University from 2000 - 2016.
- Professor of Electrical Engineering and Computer Science at Stanford since 1977
- Coinvented the Reduced Instruction Set Computer (RISC) with David Patterson in the 1980's
- Was given the Turing Award (with David Patterson) for pioneering a quantitative approach to the design and evaluation of computer architectures.



Architecture Design Principles

Underlying design principles, as articulated by Hennessy and Patterson:

- 1. Simplicity favors regularity
- 2. Make the common case fast
- 3. Smaller is faster
- 4. Good design demands good compromises

Chapter 6: Architecture

Instructions

Instructions: Addition

C Code

```
a = b + c;
```

RISC-V assembly code

add a, b, c

- add: mnemonic indicates operation to perform
- b, c: source operands (on which the operation is performed)
- a: destination operand (to which the result is written)

Instructions: Subtraction

Similar to addition - only mnemonic changes

C Code

a = b - c;

RISC-V assembly code

sub a, b, c

- sub: mnemonic
- b, c: source operands
- a: destination operand

Design Principle 1

Simplicity favors regularity

- Consistent instruction format
- Same number of operands (two sources and one destination)
- Easier to encode and handle in hardware

Multiple Instructions

More complex code is handled by multiple RISC-V instructions.

C Code

$$a = b + c - d;$$

RISC-V assembly code

```
add t, b, c \# t = b + c sub a, t, d \# a = t - d
```

Design Principle 2

Make the common case fast

- RISC-V includes only simple, commonly used instructions
- Hardware to decode and execute instructions can be simple, small, and fast
- More complex instructions (that are less common) performed using multiple simple instructions
- RISC-V is a reduced instruction set computer (RISC),
 with a small number of simple instructions
- Other architectures, such as Intel's x86, are complex instruction set computers (CISC)

Chapter 6: Architecture

Operands

Operands

- Operand location: physical location in computer
 - Registers
 - Memory
 - Constants (also called *immediates*)

Operands: Registers

- RISC-V has 32 32-bit registers
- Registers are faster than memory
- RISC-V called "32-bit architecture" because it operates on 32-bit data

Design Principle 3

Smaller is Faster

RISC-V includes only a small number of registers

RISC-V Register Set

Name	Register Number	Usage
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	x3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporaries
s0/fp	x8	Saved register / Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arguments / return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporaries

Operands: Registers

• Registers:

- Can use either name (i.e., ra, zero) or x0, x1,
 etc.
- Using name is preferred
- Registers used for specific purposes:
 - zero always holds the constant value 0.
 - the *saved registers*, s0-s11, used to hold variables
 - the temporary registers, t0-t6, used to hold intermediate values during a larger computation
 - Discuss others later

Instructions with Registers

Revisit add instruction

C Code

$$a = b + c;$$

RISC-V assembly code

$$# s0 = a, s1 = b, s2 = c$$
 add $s0, s1, s2$

indicates a single-line comment

Instructions with Constants

addi instruction

C Code

$$a = b + 6;$$

RISC-V assembly code

$$# s0 = a, s1 = b$$
 addi $s0, s1, 6$

Chapter 6: Architecture

Memory Operands

Operands: Memory

- Too much data to fit in only 32 registers
- Store more data in memory
- Memory is large, but slow
- Commonly used variables kept in registers


Memory

- First, we'll discuss word-addressable memory
- Then we'll discuss byte-addressable memory

RISC-V is byte-addressable

Word-Addressable Memory

Each 32-bit data word has a unique address



RISC-V uses byte-addressable memory, which we'll talk about next.

Reading Word-Addressable Memory

- Memory read called load
- Mnemonic: load word (lw)
- Format:

```
lw t1, 5(s0)
lw destination, offset(base)
```

- Address calculation:
 - add base address (s0) to the offset (5)
 - address = (s0 + 5)
- Result:
 - t1 holds the data value at address (s0 + 5)

Any register may be used as base address

Reading Word-Addressable Memory

- **Example:** read a word of data at memory address 1 into s3
 - address = (0 + 1) = 1
 - s3 = 0xF2F1AC07 after load

Assembly code

lw s3, 1(zero) # read memory word 1 into s3

Word Address	Data						Word Number					
•	 			•	•			 	•			
•	 			•	•			 	•			
•	•					•						
0000004	С	D	1	9	А	6	5	В	Word 4			
0000003	4	0	F	3	0	7	8	8	Word 3			
00000002	0	1	Ε	Ε	2	8	4	2	Word 2			
0000001	F	2	F	1	A	С	0	7	Word 1			
0000000	А	В	С	D	Ε	F	7	8	Word 0			

Writing Word-Addressable Memory

- Memory write is called a store
- Mnemonic: store word (SW)

Writing Word-Addressable


- Example: Write (store) the value in t4 into memory address 3
 - add the base address (zero) to the offset (0x3)
 - address: (0 + 0x3) = 3
 - for example, if t4 holds the value 0xFEEDCABB, then after this instruction completes, word 3 in memory will contain that value

Offset can be written in decimal (default) or hexadecimal

Assembly code

Byte-Addressable Memory

- Each data byte has a unique address
- Load/store words or single bytes: load byte (1b)
 and store byte (sb)
- 32-bit word = 4 bytes, so word address increments by 4



Reading Byte-Addressable Memory

- The address of a memory word must now be multiplied by 4. For example,
 - the address of memory word 2 is $2 \times 4 = 8$
 - the address of memory word 10 is $10 \times 4 = 40$ (0x28)
- RISC-V is byte-addressed, not wordaddressed

Reading Byte-Addressable Memory

- Example: Load a word of data at memory address 8 into s3.
- s3 holds the value 0x1EE2842 after load

RISC-V assembly code

lw s3, 8(zero) # read word at address 8 into s3 Byte Address Word Address **Word Number** Data CD19A65B Word 4 13 12 11 10 0000010 4 0 F 3 0 7 8 8 Word 3 000000C F E D C Word 2 E E 2 8 8000000 4 2 9 8 В Α 5 4 0000004 Word 1 F 2 F 1 A C 3 2 1 0000000 A B C D E F Word 0 0 **MSB LSB** width = 4 bytes

Writing Byte-Addressable Memory

- **Example:** store the value held in ± 7 into memory address 0x10 (16)
 - if t7 holds the value 0xAABBCCDD, then after the sw completes, word 4 (at address 0x10) in memory will contain that value

RISC-V assembly code

sw t7, 0x10(zero) # write t7 into address 16

Byte Address			Word Address	Data							Word Number		
				•	 							 	•
		•		•	 			•	•			 	•
13	12	11	10	0000010	A	A	В	В	С	O	D	D	Word 4
F	E	D	С	000000c	4	0	F	3	0	7	8	8	Word 3
В	A	9	8	8000000	0	1	Ε	Ε	2	8	4	2	Word 2
7	6	5	4	00000004	F	2	F	1	A	С	0	7	Word 1
3	2	1	0	0000000	A	В	С	D	Ε	F	7	8	Word 0
MSB	wsb Lsb width = 4 bytes									>			

Chapter 6: Architecture

Generating Constants

Generating 12-Bit Constants

• 12-bit signed constants (immediates) using addi:

C Code // int is a 32-bit signed word

```
int a = -372;
int b = a + 6;
```

RISC-V assembly code

```
# s0 = a, s1 = b
addi s0, zero, -372
addi s1, s0, 6
```

Any immediate that needs more than 12 bits cannot use this method.

Generating 32-bit Constants

- Use load upper immediate (lui) and addi
- lui: puts an immediate in the upper 20 bits of destination register and 0's in lower 12 bits

C Code

```
int a = 0xFEDC8765;
```

RISC-V assembly code

```
# s0 = a
lui s0, 0xFEDC8
addi s0, s0, 0x765
```

Remember that addi sign-extends its 12-bit immediate

Generating 32-bit Constants

• If bit 11 of 32-bit constant is 1, increment upper 20 bits by 1 in lui

C Code

```
Note: -341 = 0xEAB
int a = 0xFEDC8EAB;
```

```
# s0 = a
lui s0, 0xFEDC9 # s0 = 0xFEDC9000
addi s0, s0, -341 # s0 = 0xFEDC9000 + 0xFFFFFEAB
                         = 0 \times FEDC8EAB
```

Chapter 6: Architecture

Logical / Shift Instructions

Programming

- High-level languages:
 - e.g., C, Java, Python
 - Written at higher level of abstraction
- High-level constructs: loops, conditional statements, arrays, function calls
- First, introduce instructions that support these:
 - Logical operations
 - Shift instructions
 - Multiplication & division
 - Branches & Jumps

Ada Lovelace, 1815-1852

- Wrote the first computer program
- Her program calculated the Bernoulli numbers on Charles Babbage's Analytical Engine
- She was the daughter of the poet Lord Byron



Logical Instructions

and, or, xor

- and: useful for masking bits
 - Masking all but the least significant byte of a value:
 0xF234012F AND 0x000000FF = 0x0000002F
- or: useful for combining bit fields
 - Combine 0xF2340000 with 0x000012BC: 0xF2340000 OR 0x000012BC = 0xF23412BC
- xor: useful for inverting bits:
 - A XOR -1 = NOT A (remember that -1 = 0xFFFFFFFF)

Logical Instructions: Example 1

Source Registers

s1	0100 0110	1010 0001	1111 0001	1011 0111
s2	1111 1111	1111 1111	0000 0000	0000 0000

Assembly Code


and s3, s1, s2 s3 or s4, s1, s2 s4 xor s5, s1, s2 s5

Result

0100 0110	1010 0001	0000 0000	0000 0000
1111 1111	1111 1111	1111 0001	1011 0111
1011 1001	0101 1110	1111 0001	1011 0111

Logical Instructions: Example 2






Assembly Code

andi s5, t3, -1484 ori s6, t3, -1484 xori s7, t3, -1484

Result



-1484 = 0xA34 in 12-bit 2's complement representation.

Shift Instructions

Shift amount is in (lower 5 bits of) a register

- sll: shift left logical
 - Example: sll t0, t1, t2 # t0 = t1 << t2</pre>
- srl: shift right logical
 - Example: srl t0, t1, t2 # t0 = t1 >> t2
- sra: shift right arithmetic
 - **Example**: sra t0, t1, t2 # t0 = t1 >>> t2

Immediate Shift Instructions

Shift amount is an immediate between 0 to 31

- slli: shift left logical immediate
 - Example: slli t0, t1, 23 # t0 = t1 << 23</pre>
- srli: shift right logical immediate
 - Example: srli t0, t1, 18 # t0 = t1 >> 18
- srai: shift right arithmetic immediate
 - Example: srai t0, t1, 5 # t0 = t1 >>> 5

Chapter 6: Architecture

Multiplication and Division

Multiplication

32×32 multiplication \rightarrow 64 bit result

```
mul s3, s1, s2
     s3 = lower 32 bits of result
  mulh s4, s1, s2
     s 4 = upper 32 bits of result, treats operands as signed
   {s4, s3} = s1 \times s2
Example: s1 = 0x40000000 = 2^{30}; s2 = 0x800000000 = -2^{31}
            s4 = 0xE0000000; s3 = 0x000000000
```

Division

32-bit division \rightarrow 32-bit quotient & remainder

```
- \text{ div } s3, s1, s2 \# s3 = s1/s2
- rem s4, s1, s2 \# s4 = s1%s2
```

Example:
$$s1 = 0x00000011 = 17$$
; $s2 = 0x00000003 = 3$
 $s1 / s2 = 5$
 $s1 \% s2 = 2$
 $s3 = 0x00000005$; $s4 = 0x00000002$

Chapter 6: Architecture

Branches & Jumps

Branching

- Execute instructions out of sequence
- Types of branches:
 - Conditional
 - branch if equal (beq)
 - branch if not equal (bne)
 - branch if less than (blt)
 - branch if greater than or equal (bge)
 - Unconditional
 - jump (j)
 - jump register (jr)
 - jump and link (jal)
 - jump and link register (jalr)

We'll talk about these when discuss function calls

Conditional Branching

RISC-V assembly

```
addi s0, zero, 4  # s0 = 0 + 4 = 4
addi s1, zero, 1  # s1 = 0 + 1 = 1
slli s1, s1, 2  # s1 = 1 << 2 = 4
beq s0, s1, target # branch is taken
addi s1, s1, 1  # not executed
sub s1, s1, s0  # not executed

target: # label
add s1, s1, s0  # s1 = 4 + 4 = 8</pre>
```

Labels indicate instruction location. They can't be reserved words and must be followed by a colon (:)

The Branch Not Taken (bne)

RISC-V assembly

```
addi
           s0, zero, 4
                               \# s0 = 0 + 4 = 4
  addi
           s1, zero, 1
                               # s1 = 0 + 1 = 1
  slli
         s1, s1, 2
                               \# s1 = 1 << 2 = 4
  bne
       s0, s1, target
                               # branch not taken
  addi s1, s1, 1
                               # s1 = 4 + 1 = 5
           s1, s1, s0
                               # s1 = 5 - 4 = 1
  sub
target:
                             # s1 = 1 + 4 = 5
           s1, s1, s0
  add
```

Unconditional Branching (j)

RISC-V assembly

Chapter 6: Architecture

Conditional Statements & Loops

Conditional Statements & Loops

Conditional Statements

- if statements
- if/else statements

Loops

- while loops
- for loops

If Statement

C Code

$$f = f - i;$$

RISC-V assembly code

```
# s0 = f, s1 = g, s2 = h
# s3 = i, s4 = j
```

Assembly tests opposite case (i != j) of high-level code (i == j)

If/Else Statement

C Code

if (i == j)f = q + h;

else
$$f = f - i$$
;

RISC-V assembly code

```
\# s0 = f, s1 = g, s2 = h
# s3 = i, s4 = j
```

Assembly tests opposite case (i != j) of high-level code (i == j)

While Loops

C Code

// of x such that $2^{x} = 128$ int pow = 1;int x = 0; while (pow != 128) {

pow = pow * 2;

x = x + 1;

```
// determines the power \# s0 = pow, s1 = x
```

```
Assembly tests opposite case (pow == 128) of high-level code
(pow != 128)
```

For Loops

```
for (initialization; condition; loop operation)
  statement
```

- initialization: executes before the loop begins
- condition: is tested at the beginning of each iteration
- loop operation: executes at the end of each iteration
- statement: executes each time the condition is met

For Loops

C Code

```
// add the numbers from 0 to 9 \# s0 = i, s1 = sum
int sum = 0;
int i;
for (i=0; i!=10; i = i+1) {
  sum = sum + i;
```

Less Than Comparison

C Code

```
// add the powers of 2 from 1 \# s0 = i, s1 = sum
// to 100
int sum = 0;
int i;
for (i=1; i < 101; i = i*2) {
  sum = sum + i;
```

Less Than Comparison: Version 2

C Code

```
// add the powers of 2 from 1
// to 100
int sum = 0;
int i;
for (i=1; i < 101; i = i*2) {
  sum = sum + i;
```

```
# s0 = i, s1 = sum
      addi s1, zero, 0
      addi s0, zero, 1
      addi t0, zero, 101
loop:
      slt t2, s0, t0
      beg t2, zero, done
      add s1, s1, s0
      slli s0, s0, 1
      i loop
done:
```

```
slt: set if less than instruction
slt t2, s0, t0 \# if s0 < t0, t2 = 1
                     # otherwise t2 = 0
```

Chapter 6: Architecture


Arrays

Arrays

- Access large amounts of similar data
- Index: access each element
- Size: number of elements

Arrays

- 5-element array
- Base address = 0x123B4780 (address of first element, array[0])
- First step in accessing an array: load base address into a register



Accessing Arrays

```
// C Code
  int array[5];
  array[0] = array[0] * 2;
  array[1] = array[1] * 2;

# RISC-V assembly code
# s0 = array base address
```

Address	Data				
123B4790	array[4]				
123B478C	array[3]				
123B4788	array[2]				
123B4784	array[1]				
123B4780	array[0]				

Main Memory

Accessing Arrays Using For Loops

```
// C Code
  int array[1000];
  int i;

for (i=0; i < 1000; i = i + 1)
      array[i] = array[i] * 8;

# RISC-V assembly code
# s0 = array base address, s1 = i</pre>
```

Accessing Arrays Using For Loops

```
# RISC-V assembly code
\# s0 = array base address, s1 = i
# initialization code
 lui s0, 0x23B8F # s0 = 0x23B8F000
 ori s0, s0, 0x400 # s0 = 0x23B8F400
 addi s1, zero, 0 \# i = 0
 addi t2, zero, 1000 # t2 = 1000
loop:
 bge s1, t2, done # if not then done
 slli t0, s1, 2 \# t0 = i * 4 (byte offset)
 add t0, t0, s0 # address of array[i]
 1w 	 t1, 0(t0) 	 # t1 = array[i]
 slli t1, t1, 3 # t1 = array[i] * 8
 sw t1, 0(t0) # array[i] = array[i] * 8
 addi s1, s1, 1
                    # i = i + 1
 j loop
                    # repeat
done:
```

ASCII Code

- ASCII: American Standard Code for Information Interchange
- Each text character has unique byte value
 - For example, S = 0x53, a = 0x61, A = 0x41
 - Lower-case and upper-case differ by 0x20 (32)

Cast of Characters: ASCII Encodings

#	Char	#	Char	#	Char	#	Char	#	Char	#	Char
20	space	30	0	40	@	50	Р	60	`	70	р
21	!	31	1	41	Α	51	Q	61	a	71	q
22	"	32	2	42	В	52	R	62	b	72	r
23	#	33	3	43	С	53	S	63	С	73	S
24	\$	34	4	44	D	54	T	64	d	74	t
25	%	35	5	45	Е	55	U	65	e	75	u
26	&	36	6	46	F	56	V	66	f	76	V
27	•	37	7	47	G	57	W	67	g	77	W
28	(38	8	48	Н	58	Χ	68	h	78	X
29)	39	9	49	I	59	Υ	69	i	79	У
2A	*	3A	•	4A	J	5A	Z	6A	j	7A	Z
2B	+	3B	,	4B	K	5B	[6B	k	7B	{
2C	,	3C	<	4C	L	5C	\	6C	1	7C	
2D	_	3D	=	4D	M	5D]	6D	m	7D	}
2E	•	3E	>	4E	N	5E	٨	6E	n	7E	~
2F	/	3F	?	4F	O	5F	_	6F	0		

Accessing Arrays of Characters

```
// C Code
   char str[80] = "CAT";
   int len = 0;
   // compute length of string
   while (str[len]) len++;
# RISC-V assembly code
\# s0 = array base address, s1 = len
```

Chapter 6: Architecture

Function Calls

Function Calls

- Caller: calling function (in this case, main)
- Callee: called function (in this case, sum)

C Code

```
void main()
{
   int y;
   y = sum(42, 7);
   ...
}
int sum(int a, int b)
{
   return (a + b);
}
```

Simple Function Call

C Code

RISC-V assembly code

void means that simple doesn't return a value

```
jal simple:
    ra = PC + 4 (0x00000304)
    jumps to simple label (PC = 0x0000051c)
jr ra:
    PC = ra (0x00000304)
```

Function Calling Conventions

Caller:

- passes arguments to callee
- jumps to callee

Callee:

- performs the function
- returns result to caller
- returns to point of call
- must not overwrite registers or memory needed by caller

RISC-V Function Calling Conventions

- Call Function: jump and link (jal func)
- Return from function: jump register (jr ra)
- Arguments: a0 a7
- Return value: a0

Input Arguments & Return Value

C Code

```
int main()
  int y;
  y = diffofsums(2, 3, 4, 5); // 4 arguments
int diffofsums(int f, int q, int h, int i)
  int result;
  result = (f + g) - (h + i);
                               // return value
  return result;
```

Input Arguments & Return Value

RISC-V assembly code

```
# s7 = v
main:
addi a0, zero, 2 # argument 0 = 2
addi a1, zero, 3 # argument 1 = 3
addi a2, zero, 4 # argument 2 = 4
addi a3, zero, 5 # argument 3 = 5
jal diffofsums # call function
add s7, a0, zero \# v = returned value
# s3 = result
diffofsums:
add t0, a0, a1 \# t0 = f + g
add t1, a2, a3 \# t1 = h + i
sub s3, t0, t1 \# result = (f + g) - (h + i)
add a0, s3, zero # put return value in a0
jr ra # return to caller
```

Input Arguments & Return Value

RISC-V assembly code

```
# s3 = result
diffofsums:
   add t0, a0, a1  # t0 = f + g
   add t1, a2, a3  # t1 = h + i
   sub s3, t0, t1  # result = (f + g) - (h + i)
   add a0, s3, zero # put return value in a0
   jr ra  # return to caller
```

- diffofsums overwrote 3 registers: t0, t1, s3
- diffofsums can use stack to temporarily store registers

Chapter 6: Architecture

The Stack


The Stack

- Memory used to temporarily save variables
- Like stack of dishes, last-infirst-out (LIFO) queue
- *Expands*: uses more memory when more space needed
- Contracts: uses less memory when the space is no longer needed



The Stack

- Grows down (from higher to lower memory addresses)
- Stack pointer: sp points to top of the stack



Make room on stack for 2 words.

How Functions use the Stack


- Called functions must have no unintended side effects
- But diffofsums overwrites 3 registers: t0, t1, s3

```
# RISC-V assembly
# s3 = result
diffofsums:
 add t0, a0, a1 # t0 = f + g
 add t1, a2, a3 # t1 = h + i
 sub s3, t0, t1 # result = (f + g) - (h + i)
 add a0, s3, zero # put return value in a0
  jr ra
                   # return to caller
```

Storing Register Values on the Stack

```
# s3 = result
diffofsums:
 addi sp, sp, -12
                     # make space on stack to
                     # store three registers
                     # save s3 on stack
 sw s3, 8(sp)
    t0, 4(sp) # save t0 on stack
 SW
 sw t1, 0(sp) # save t1 on stack
 add t0, a0, a1 \# t0 = f + q
 add t1, a2, a3 \# t1 = h + i
 sub s3, t0, t1 \# result = (f + q) - (h + i)
 add a0, s3, zero # put return value in a0
 lw s3, 8(sp) # restore s3 from stack
 lw t0, 4(sp) # restore t0 from stack
 lw t1, 0(sp)
                     # restore t1 from stack
 addi sp, sp, 12
                     # deallocate stack space
                     # return to caller
 jr
      ra
```

The Stack During diffofsums Call



Preserved Registers

Preserved	Nonpreserved
Callee-Saved	Caller-Saved
s0-s11	t0-t6
sp	a0-a7
ra	
stack above sp	stack below sp

Storing Saved Registers on the Stack

```
# s3 = result
diffofsums:
 addi sp, sp, -4
                   # make space on stack to
                      # store one register
 sw s3, 0(sp)
                   # save s3 on stack
 add t0, a0, a1 \# t0 = f + g
 add t1, a2, a3 \# t1 = h + i
 sub s3, t0, t1 \# result = (f + g) - (h + i)
 add a0, s3, zero # put return value in a0
 lw s3, 0(sp)
               # restore s3 from stack
 addi sp, sp, 4
                 # deallocate stack space
                     # return to caller
 jr
      ra
```

Optimized diffofsums

```
\# a0 = result
diffofsums:
 add t0, a0, a1 \# t0 = f + g
 add t1, a2, a3 \# t1 = h + i
 sub a0, t0, t1 \# result = (f + g) - (h + i)
 jr ra
            # return to caller
```

Non-Leaf Function Calls

Non-leaf function:

a function that calls another function


```
func1:
 addi sp, sp, -4 # make space on stack
 sw ra, 0(sp) # save ra on stack
 jal func2
 lw ra, 0(sp) # restore ra from stack
 addi sp, sp, 4 # deallocate stack space
 jr ra
                  # return to caller
```


Must preserve **ra** before function call.


Non-Leaf Function Call Example

```
# f1 (non-leaf function) uses s4-s5 and needs a0-a1 after call to f2
f1:
 addi sp, sp, -20 # make space on stack for 5 words
 sw a0, 16(sp)
  sw a1, 12(sp)
 sw ra, 8(sp) # save ra on stack
 sw s4, 4(sp)
 sw s5, 0(sp)
 jal
     func2
  . . .
 lw ra, 8(sp) # restore ra (and other regs) from stack
  . . .
 addi sp, sp, 20 # deallocate stack space
          # return to caller
 ir ra
# f2 (leaf function) only uses s4 and calls no functions
f2:
 addi sp, sp, -4 # make space on stack for 1 word
  sw s4, 0(sp)
  . . .
 lw s4, 0(sp)
 addi sp, sp, 4 # deallocate stack space
 jr ra  # return to caller
```

Stack during Function Calls







Function Call Summary

Caller

- Save any needed registers (ra, maybe t0-t6/a0-a7)
- Put arguments in a0-a7
- Call function: jal callee
- Look for result in a0
- Restore any saved registers

Callee

- Save registers that might be disturbed (s0-s11)
- Perform function
- Put result in a 0
- Restore registers
- Return: jr ra

Chapter 6: Architecture

Recursive Functions

- Function that calls itself
- When converting to assembly code:
- In the first pass, treat recursive calls as if it's calling a different function and ignore overwritten registers.
- Then save/restore registers on stack as needed.

Factorial function:

```
- factorial(n) = n!
= n*(n-1)*(n-2)*(n-3)...*1
```

```
- Example: factorial(6) = 6!
= 6*5*4*3*2*1
= 720
```

High-Level Code

Example: n = 3

```
factorial(3): returns 3*factorial(2)
factorial(2): returns 2*factorial(1)
factorial(1): returns 1

hus,
factorial(1): returns 1
factorial(2): returns 2*1 = 2
factorial(3): returns 3*2 = 6
```

High-Level Code

RISC-V Assembly

int factorial(int n) {

factorial:

```
if (n <= 1)
  return 1;

else
  return (n*factorial(n-1));</pre>
```

Pass 1. Treat as if calling another function. Ignore stack.

Pass 2. Save overwritten registers (needed after function call) on the stack before call.

High-Level Code

```
int factorial(int n) {         fa

if (n <= 1)
    return 1;

else
    return (n*factorial(n-1));
}</pre>
```

Pass 1. Treat as if calling another function. Ignore stack.

Pass 2. Save overwritten registers (needed after function call) on the stack before call.

RISC-V Assembly

```
factorial:
 addi sp, sp, -8 # save regs
 sw a0, 4(sp)
 sw ra, 0(sp)
 addi t0, zero, 1 # temporary = 1
 bgt a0, t0, else # if n>1, go to else
 addi a0, zero, 1 # otherwise, return 1
 addi sp, sp, 8 # restore sp
                  # return
 jr
      ra
else:
 addi a0, a0, -1 # n = n - 1
 jal factorial # recursive call
 lw t1, 4(sp) # restore n into t1
 lw ra, 0(sp) # restore ra
 addi sp, sp, 8 # restore sp
      a0, t1, a0 # a0=n*factorial(n-1)
 mul
 jr
                  # return
      ra
```

Note: n is restored from stack into t1 so it doesn't overwrite return value in a0.


Recursive Functions

```
0x8500 factorial: addi sp, sp, -8 # save registers
0 \times 8504
                  sw a0, 4(sp)
0x8508
                  sw ra, 0(sp)
0x850C
                  addi t0, zero, 1 # temporary = 1
0 \times 8510
                  bgt a0, t0, else
                                    \# if n > 1, go to else
0x8514
                  addi a0, zero, 1 # otherwise, return 1
                  addi sp, sp, 8 # restore sp
0x8518
0x851C
                  jr ra
                                    # return
0 \times 8520 else:
                  addi a0, a0, -1 # n = n - 1
0 \times 8524
                  jal factorial
                                    # recursive call
0x8528
                  lw t1, 4(sp) # restore n into t1
                  lw ra, 0(sp) # restore ra
0x852C
0x8530
                  addi sp, sp, 8 # restore sp
0x8534
                  mul a0, t1, a0 \# a0 = n*factorial(n-1)
0 \times 8538
                  jr
                                     # return
                       ra
```

PC+4 = 0x8528 when factorial is called recursively.

Stack During Recursive Function

When **factorial** (3) is called:



Chapter 6: Architecture

More on Jumps & Pseudoinstructions

Jumps

- RISC-V has two types of unconditional jumps
 - Jump and link (jal rd, $imm_{20:0}$)
 - rd = PC+4; PC = PC + imm
 - jump and link register (jalr rd, rs, $imm_{11:0}$)
 - rd = PC+4; PC = [rs] + SignExt(imm)

Pseudoinstructions

- Pseudoinstructions are not actual RISC-V instructions but they are often more convenient for the programmer.
- Assembler converts them to real RISC-V instructions.

Jump Pseudoinstructions

RISC-V has four jump psuedoinstructions

```
-j imm jal x0, imm
-jal imm jal ra, imm
-jr rs jalr x0, rs, 0
-ret jr ra (i.e., jalr x0, ra, 0)
```

Labels

- Label indicates where to jump
- Represented in jump as immediate offset
 - imm = # bytes past jump instruction
 - In example, below, **imm** = (51C-300) = 0x21C

```
-jal simple = jal ra, 0x21C
```

RISC-V assembly code

Long Jumps

- The immediate is limited in size
 - 20 bits for jal, 12 bits for jalr
 - Limits how far a program can jump
- Special instruction to help jumping further
 - auipc rd, imm: add upper immediate to PC
 - rd = PC + $\{imm_{31:12}, 12'b0\}$
- Pseudoinstruction: call imm_{31:0}
 - Behaves like jal imm, but allows 32-bit immediate offset

```
auipc ra, imm_{31:12} jalr ra, ra, imm_{11:0}
```

More RISC-V Pseudoinstructions

Pseudoinstruction	RISC-V Instructions
j label	jal zero, label
jr ra	jalr zero, ra, 0
mv t5, s3	addi t5, s3, 0
not s7, t2	xori s7, t2, -1
nop	addi zero, zero, 0
li s8, 0x56789DEF	lui s8, 0x5678A
	addi s8, s8, 0xDEF
bgt s1, t3, L3	blt t3, s1, L3
bgez t2, L7	bge t2, zero, L7
call L1	auipc ra, imm _{31:12}
	jalr ra, ra, imm $_{11:0}$
ret	jalr zero, ra, 0

See Appendix B for more pseudoinstructions.

Chapter 6: Architecture

Machine Language

Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
 - Simplicity favors regularity: 32-bit data & instructions
- 4 Types of Instruction Formats:
 - R-Type
 - I-Type
 - S/B-Type
 - U/J-Type

R-Type

- Register-type
- 3 register operands:
 - rs1, rs2: source registers
 - rd: destination register
- Other fields:
 - − op: the operation code or opcode
 - funct7, funct3:

the function (7 bits and 3-bits, respectively)

with opcode, tells computer what operation to perform

R-Type

31:25	24:20	19:15	14:12	11:7	6:0
funct7	rs2	rs1	funct3	rd	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

R-Type Examples

Asse	em	b	V

Field Values

Machine Code

,	s3, x19	
•	t1, x6,	

funct7	rs2	rs1	funct3	rd	op
0	20	19	0	18	51
32	7	6	0	5	51
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

funct7	rs2	rs1	funct3	rd	op
0000,000	1,0100	10011	000	10010	011,0011,
0100,000	00111	00110	000	0010,1	011,0011,
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

(0x01498933)

(0x407302B3)

Chapter 6: Architecture

Machine Language: More Formats

I-Type

Immediate-type

• 3 operands:

- rs1: register source operand

- rd: register destination operand

- imm: 12-bit two's complement immediate

Other fields:

- op: the opcode
 - Simplicity favors regularity: all instructions have opcode
- funct3: the function (3-bit function code)
 - with opcode, tells computer what operation to perform

I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

I-Type Examples

Assembly

Field Values

imn
0000 00

Machine Code

			imm _{11:0}	rs1	funct3	rd	op
		s1 , 12 x 9, 12	12	9	0	8	19
	•	t1, -14 ,x6, -14	-14	6	0	18	19
lw lw	,	-6(s3) -6(x19)	-6	19	2	7	3
lh lh	s1,	27(zero) 27(x0)	27	0	1	9	3
1b	s4,	0x1F(s4)	0x1F	20	0	20	3
lb	x20	0x1F(x20)	12 bits	5 bits	3 bits	5 bits	7 bits

imm _{11:0}	rs1	funct3	rd	op
0000 0000 1100	01001	000	01000	001 0011
1111 1111 0010	00110	000	10010	001 0011
1111 1111 1010	10011	010	00111	000 0011
0000 0001 1011	00000	001	01001	000 0011
0000 0001 1111	10100	000	10100	000 0011
12 bits	5 bits	3 bits	5 bits	7 bits

S/B-Type

- Store-Type
- Branch-Type
- Differ only in immediate encoding

31:25	24:20	19:15	14:12	11:7	6:0	_
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op	S-Type
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op	B-Type
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_

S-Type

- Store-Type
- 3 operands:
 - rs1: base register
 - rs2: value to be stored to memory
 - imm: 12-bit two's complement immediate
- Other fields:
 - op: the opcode
 - Simplicity favors regularity: all instructions have opcode
 - funct3: the function (3-bit function code)
 - with opcode, tells computer what operation to perform

S-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

S-Type Examples

Assembly

Field Values

Machine Code

,	-6(s3) -6(x19)
	23(t0) 23(x5)
	0x2D(zero) 0x2D(x0)

imm _{11:5}	rs2	rs1	funct3	$imm_{4:0}$	op
1111 111	7	19	2	11010	35
0000 0000	20	5	1	10111	35
0000 001	30	0	0	01101	35
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

	imm _{11:5}	rs2	rs1	funct3	$imm_{4:0}$	op
	1111 111	00111	10011	010	11010	010 0011
	0000 000	10100	00101	001	10111	010 0011
	0000 001	11110	00000	000	01101	010 0011
,	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

(0xFE79AD23)

(0x01429BA3)

(0x03E006A3)

B-Type

- Branch-Type (similar format to S-Type)
- 3 operands:
 - rs1: register source 1
 - rs2: register source 2
 - imm_{12:1}: 12-bit two's complement immediate address offset
- Other fields:
 - op: the opcode
 - Simplicity favors regularity: all instructions have opcode
 - funct3: the function (3-bit function code)
 - with opcode, tells computer what operation to perform

B-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

B-Type Example

- The 13-bit immediate encodes where to branch (relative to the branch instruction)
- Immediate encoding is strange
- Example:

```
# RISC-V Assembly

0x70 beq s0, t5, L1

0x74 add s1, s2, s3

0x78 sub s5, s6, s7

0x7C lw t0, 0(s1)

0x80 L1: addi s1, s1, -15
```

Assembly

Field Values

Machine Code

	ımm _{12,10:5}	rs2	rs1	tunct3	ımm _{4:1,11}	op	ımm _{12,10:5}	rs2	rs1	tunct3	$Imm_{4:1,1}$	₁ op	
beq s0, t5, L1 beq x8, x30, 16	0000 000	30	8	0	1000 0	99	0000 000	11110	01000	000	1000 0	110 0011	(0x01E40863)
,,	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

U/J-Type


- Upper-Immediate-Type
- Jump-Type
- Differ only in immediate encoding

	6:0	11:7	31:12
U-Type	op	rd	imm _{31:12}
J-Type	op	rd	imm _{20,10:1,11,19:12}
<u> </u>	7 bits	5 bits	20 bits

U-Type

- Upper-immediate-Type
- Used for load upper immediate (lui)
- 2 operands:
 - rd: destination register
 - imm_{31.12}:upper 20 bits of a 32-bit immediate
- Other fields:
 - op: the *operation code* or *opcode* tells computer what
 operation to perform

U-Type



U-Type Example

- Upper-immediate-Type
- Used for load upper immediate (lui)
- 2 operands:
 - rd: destination register
 - imm_{31.12}:upper 20 bits of a 32-bit immediate
- Other fields:
 - op: the *operation code* or *opcode* tells computer what
 operation to perform

Assembly	Field Va	alues		Machine C	ode		
	imm _{31:12}	rd	op	imm _{31:12}	rd	ор	
lui s5, 0x8CDEF	0x8CDEF	21	55	1000 1100 1101 1110 1111	10101	011 0111	(0x8CDEFAB7)
	20 bits	5 bits	7 bits	20 bits	5 bits	7 bits	,

J-Type

- Jump-Type
- Used for jump-and-link instruction (jal)
- 2 operands:

```
rd: destination register
imm<sub>20,10:1,11,19:12</sub>: 20 bits (20:1) of a 21-bit immediate
```

- Other fields:
 - op: the operation code or opcode tells computer what
 operation to perform

J-Type

31:12	11:7	6:0
imm _{20,10:1,11,19:12}	rd	op
20 bits	5 bits	7 bits

Note: jalr is I-type, not j-type, to specify rs1

J-Type Example

0xABC04 - 0x540C = 0xA67F8

func1 is 0xA67F8 bytes past jal

Assembly

Field Values

Machine Code

	imm _{20,10:1,11,19:12}	rd	op	imm _{20,10:1,11,19:12}	rd	op	
<pre>jal ra, func1 jal x1, 0xA67F8</pre>	0111 1111 1000 1010 0110	1	111	0111 1111 1000 1010 0110	00001	110 1111	(0x7F8A60EF)
J,	20 bits	5 bits	7 bits	20 bits	5 bits	7 bits	-

Review: Instruction Formats

7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_
funct7	rs2	rs1	funct3	rd	op	R-Type
imm₁	11:0	rs1	funct3	rd	op	I-Type
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op	S-Type
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op	B-Type
	imm ₃	1:12		rd	op	U-Type
im	m _{20,10:1}	1,11,19:12	2	rd	ор	J-Type
	20 bi	ts		5 bits	7 bits	_

Design Principle 4

Good design demands good compromises

Multiple instruction formats allow flexibility

```
    add, sub: use 3 register operands
    lw, sw, addi: use 2 register operands and a constant
```

- Number of instruction formats kept small
 - to adhere to design principles 1 and 3
 (simplicity favors regularity and smaller is faster).

Chapter 6: Architecture

Immediate Encodings

Constants / Immediates

- lw and sw use constants or immediates
- immediately available from instruction
- 12-bit two's complement number
- addi: add immediate
- Is subtract immediate (subi) necessary?

C Code

$$a = a + 4;$$

 $b = a - 12;$

RISC-V assembly code

$$# s0 = a, s1 = b$$

addi s0, s0, 4
addi s1, s0, -12

Constants / Immediates

Immediate Bits

imm	11	imm _{11:1}	imm ₀	I, S
imm	12	imm _{11:1}	0	В
imm _{31:21}	imm _{20:12}	0		U
imm ₂₀	imm _{20:12}	imm _{11:1}	0	J

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Immediate Encodings

Instruction Bits

F			rd			t3	ınc	fι			rs1			0	1	2	3	4		7	nct	fui			
]			rd			:t3	ınc	fι			rs1			0	1	2	3	4	5	6	7	8	9	10	11
S	0	1	2	3	4	t3	ınc	fι			rs1				2	rsź			5	6	7	8	9	10	11
E	11	1	2	3	4	t3	ınc	fι			rs1				2	rsź			5	6	7	8	9	10	12
] (rd			12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
] J			rd			12	13	14	15	16	17	18	19	11	1	2	3	4	5	6	7	8	9	10	20
_	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

- Immediate bits *mostly* occupy **consistent instruction bits**.
 - Simplifies hardware to build the microprocessor
- **Sign bit** of signed immediate is in **msb** of instruction.
- Recall that **rs2** of R-type can encode immediate shift amount.

Composition of 32-bit Immediates

Instruction Bits

			fur	nct	7		4	3	2	1	0			rs1			fι	ınc	ct3			rd			R
11	10	9	8	7	6	5	4	3	2	1	0			rs1			fu	ıno	ct3			rd			I
11	10	9	8	7	6	5			rsź	2				rs1			fι	ınc	ct3	4	3	2	1	0	S
12	10	9	8	7	6	5			rsź	2				rs1			fι	ınc	ct3	4	3	2	1	11	B
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12			rd			l
20	10	9	8	7	6	5	4	3	2	1	11	19	18	17	16	15	14	13	12			rd			J

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7

oit	31	31	31	31	30:25	24:21	20	brack I
on k	31	31	31	31	30:25	11:8	7	3
ctic	31	31	31	30	29:25, 11	10:7	0	E
tru	31	30:20	19:12	0	0	0	0]ι
ins	31	31	19:12	20	21:16	15:12	0	brack J

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Immediate Bits

Chapter 6: Architecture

Reading Machine Language & Addressing Operands

Instruction Fields & Formats

Instruction	ор	funct3	Funct7	Туре
add	0110011 (51)	000 (0)	0000000 (0)	R-Type
sub	0110011 (51)	000 (0)	0100000 (32)	R-Type
and	0110011 (51)	111 (7)	0000000 (0)	R-Type
or	0110011 (51)	110 (6)	0000000 (0)	R-Type
addi	0010011 (19)	000 (0)	-	I-Type
beq	1100011 (99)	000 (0)	-	B-Type
bne	1100011 (99)	001 (1)	-	B-Type
lw	0000011 (3)	010 (2)	-	I-Type
SW	0100011 (35)	010 (2)	-	S-Type
jal	1101111 (111)	-	-	J-Type
jalr	1100111 (103)	000 (0)	-	I-Type
lui	0110111 (55)	-	-	U-Type

See Appendix B for other instruction encodings

Interpreting Machine Code

- Write in binary
- Start with op: tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

Interpreting Machine Code

- Write in binary
- Start with op: tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

Machine Code								Field Values					Assembly		
	funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	ор			
(0x41FE83B3)	0100 000	11111	11101	000	00111	011 0011	32	31	29	0	7	51	sub x7, x29,x31 sub t2, t4, t6		
·	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	3 3 3 3 4 3 5 7 3 5 7 3 5 7 5 7 5 7 5 7 5 7 5 7 5		
	imm₁	1:0	rs1	funct3	rd	op	imm₁	1:0	rs1	funct3	rd	op			
(0xFDA48393)	1111 1101	1 1010	01001	000	00111	001 0011	-38		9	0	7	19	addi x7, x9, -38 addi t2, s1, -38		
	12 bit	S	5 bits	3 bits	5 bits	7 bits	12 bit	S	5 bits	3 bits	5 bits	7 bits	2 444		

How do we address the operands?

- Register Only
- Immediate
- Base Addressing
- PC-Relative

Register Only

- Operands found in registers
 - Example: add s0, t2, t3
 - **Example:** sub t6, s1, 0

Immediate

- 12-bit signed immediate used as an operand
 - Example: addi s4, t5, -73
 - Example: ori t3, t7, 0xFF

Base Addressing

- Loads and Stores
- Address of operand is:

PC-Relative Addressing: branches and jal

Example:

Address	Instruc	tion			
0x354	L1:	addi	s1,	s1,	1
0x358		sub	t0,	t1,	s7
• • •					
0xEB0		bne	s8,	s9,	L1

The label is (0xEB0-0x354) = 0xB5C (2908) instructions before bne

```
imm_{12:0} = -2908 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 bit number 12 11 10 9 8 7 6 5 4 3 2 1 0
```

Assembly

Field Values

Machine Code

			imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op	
bne s8,	s9,	L1	1100 101	24	25	1	0010 0	99	
(bne x24,	x25,	L1)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	,

imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	ı op	
1100 101	11000	11001	001	0010 0	110 0011	(0xCB8C9263)
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

Chapter 6: Architecture

Compiling, Assembling, & Loading Programs

The Power of the Stored Program


- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
 - No rewiring required
 - Simply store new program in memory
- Program Execution:
 - Processor fetches (reads) instructions from memory in sequence
 - Processor performs the specified operation

The Stored Program

Assembly Code

Machine Code

add	s2,	s3,	s4	0x01498933
sub	t0,	t1,	t2	0x407302B3
addi	s2,	t1,	-14	0xFF230913
lw	t2,	-6 (s	53)	0xFFA9A383



Program Counter


(PC): keeps track of current instruction

Alan Turing, 1912 - 1954

- British mathematician and computer scientist
- Founder of theoretical computer science
- Invented the Turing machine: a mathematical model of computation
- Designed the Automatic Computing Engine, one of first stored program computers
- In 1952, was prosecuted for homosexual acts. Two years later, he died of cyanide poisoning.
- The Turing Award was named in his honor, which is the highest honor in computing.



How to Compile & Run a Program



Grace Hopper, 1906 - 1992

- Graduated from Yale University with a Ph.D. in mathematics
- Developed first compiler
- Helped develop the COBOL programming language
- Highly awarded naval officer
- Received World War II Victory Medal and National Defense Service Medal, among others




What is Stored in Memory?

- Instructions (also called text)
- Data
 - Global/static: allocated before program begins
 - Dynamic: allocated within program

- How big is memory?
 - At most 2^{32} = 4 gigabytes (4 GB)
 - From address 0x00000000 to 0xFFFFFFFF

Example RISC-V Memory Map



Example Program: C Code

```
int f, g, y; // global variables
int func(int a, int b) {
  if (b < 0)
    return (a + b);
  else
    return (a + func(a, b-1));
void main() {
  f = 2;
  a = 3;
  y = func(f,q);
  return;
```

Example Program: RISC-V Assembly

Address Machine Code

10144: ff010113 func: 10148: 00112623 1014c: 00812423 10150: 00050413 10154: 00a58533 10158: 0005da63 1015c: 00c12083 10160: 00812403 10164: 01010113

10168: 00008067

1016c: fff58593

10170: 00040513

10174: fd1ff0ef

10178: 00850533

1017c: fe1ff06f

RISC-V Assembly Code

```
add
```

```
addi sp,sp,-16 ◀
     ra, 12 (sp)
SW
     s0,8(sp)
SW
     s0,a0
mv
     a0,a1,a0
```

Maintain 4-word alignment of sp (for compatibility with RV128I) even though only space for 2 words needed.


```
a1,1016c <func+0x28>
bgez
lw
     ra, 12 (sp)
lw
     s0,8(sp)
addi sp, sp, 16
ret
```



Pseudoinstructions:

mv: addi a0, s0, 0 ret (return): jr ra

```
addi
     a1, a1, -1
      a0,s0
mv
```



add a0,a0,s0

1015c < func+0x18>

Example Program: RISC-V Assembly

Address Machine Code **RISC-V Assembly Code** 10180: ff010113 main: addi sp, sp, -16 gp = 0x11DE010184: 00112623 sw ra, 12 (sp)10188: 00200713 li a4,2 sw a4,-944(qp) # 11a30 < f >1018c: c4e1a823 10190: 00300713 li a4,3 10194: c4e1aa23 sw a4, -940(gp) # 11a34 < g >10198: 00300593 li a1,3 1019c: 00200513 li a0,2 101a0: fa5ff0ef jal ra,10144 <func> 101a4: c4a1ac23 sw a0,-936(qp) # 11a38 < y >101a8: 00c12083 lw ra, 12 (sp)101ac: 01010113 addi sp, sp, 16 101b0: 00008067 ret


Put 2 and 3 in f and g (and argument registers) and call func. Then put result in y and return.

Example Program: Symbol Table

Address				Size	Symbol Name
00010074	1	d	.text	00000000	.text
000115e0	1	d	.data	00000000	.data
00010144	g	F	.text	0000003c	func
00010180	g	F	.text	00000034	main
00011a30	g	0	.bss	00000004	f
00011a34	g	0	.bss	00000004	g
00011a38	g	0	.bss	00000004	У

```
text segment: address 0x10074
data segment: address 0x115e0
func function: address 0x10144 (size 0x3c bytes)
main function: address 0x10180 (size 0x34 bytes)
f: address 0x11a30 (size 0x4 bytes)
g: address 0x11a34 (size 0x4 bytes)
y: address 0x11a38 (size 0x4 bytes)
```

Example Program in Memory




Chapter 6: Architecture

Endianness


Big-Endian & Little-Endian Memory

- How to number bytes within a word?
- Little-endian: byte numbers start at the little (least significant) end
- Big-endian: byte numbers start at the big (most significant) end
- Word address is the same for big- or little-endian



Big-Endian & Little-Endian Memory

- Jonathan Swift's Gulliver's Travels: the Little-Endians broke their eggs on the little end of the egg and the Big-Endians broke their eggs on the big end
- It doesn't really matter which addressing type used except when the two systems need to share data!



Big-Endian & Little-Endian Example

- Suppose t0 initially contains 0x23456789
- After following code runs on big-endian system, what value is s0?
- In a little-endian system?

```
sw t0, 0(zero)
lb s0, 1(zero)
```

- **Big-endian:** s0 = 0x00000045
- Little-endian: s0 = 0x00000067

Chapter 6: Architecture

Signed & Unsigned Instructions

Signed & Unsigned Instructions

- Multiplication and division
- Branches
- Set less than
- Loads
- Detecting overflow

Multiplication

- Signed: mulh
- Unsigned: mulhu, mulhsu
 - mulhu: treat both operands as unsigned
 - mulhsu: treat first operand as signed, second as unsigned
 - 32 Isbs are identical whether signed/unsigned; use mul

Example: s1 = 0x80000000; s2 = 0xC0000000

```
mulh s4, s1, s2 mulhu s4, s1, s2 mulhsu s4, s1, s2 mul s3, s1, s2 mul s3, s1, s2 mul s3, s1, s2 \frac{1}{3} s2 = -2<sup>31</sup>; s2 = -2<sup>30</sup> s1 x s2 = 3x2<sup>30</sup> s1 x s2 = 3x2<sup>61</sup> s1 x s2 = 3x2<sup>61</sup> s4 = 0x20000000 s3 = 0x00000000 s3 = 0x00000000 s3 = 0x000000000
```

Division & Remainder

- Signed: div, rem
- Unsigned: divu, remu

Branches

- Signed: blt, bge
- Unsigned: bltu, bgeu

Examples: s1 = 0x80000000; s2 = 0x40000000

```
blt s1, s2
s1 = -2<sup>31</sup>; s2 = 2<sup>30</sup>
taken

bltu s1, s2
s1 = 2<sup>31</sup>; s2 = 2<sup>30</sup>
not taken
```

Set Less Than

- Signed: slt, slti
- Unsigned: sltu, sltiu

Note: RISC-V always sign-extends the immediate, even for sltiu

Examples: s1 = 0x80000000; s2 = 0x40000000

```
slti t2, s1, -1 \# -1 = 0xFFF
slt t0, s1, s2
s1 = -2^{31}; s2 = 2^{30}
                             s1 = -2^{31}; imm = 0xFFFFFFF = -1
                             t.2 = 1
t0 = 1
                             sltiu t3, s1, -1 \# -1 = 0xFFF
sltu t1, s1, s2
s1 = 2^{31}; s2 = 2^{30}
                             s1 = 2^{31}; imm = 0xFFFFFFF = 2^{32} - 1
t.1 = 0
                             t.3 = 1
```

Loads

Signed:

- Sign-extends to create 32-bit value to load into register
- Load halfword: 1h
- Load byte: 1b

Unsigned:

- Zero-extends to create 32-bit value
- Load halfword unsigned: lhu
- Load byte: lbu

Detecting Overflow

- RISC-V does not provide unsigned addition or instructions or overflow detection because it can be done with existing instructions:
- Example: Detecting unsigned overflow:

```
add t0, t1, t2
bltu t0, t1, overflow
```

Example: Detecting signed overflow:

```
add t0, t1, t2
slti t3, t2, 0 \# t3=1 if t2 neg.
slt t4, t0, t1 # t4=1 if result < t1
bne t3, t4, overflow # overflow if:
                     # t2 neg & result>=t1 or
                     # t2 pos & result<t1</pre>
```

Chapter 6: Architecture

Compressed Instructions

Compressed Instructions

- 16-bit RISC-V instructions
- Replace common integer and floating-point instructions with 16-bit versions.
- Most RISC-V compilers/processors can use a mix of 32-bit and 16-bit instructions (and use 16-bit instructions whenever possible).
- Uses prefix: c.
- Examples:

```
-add → c.add
-lw → c.lw
-addi → c.addi
```

Compressed Instructions Example

C Code

```
RISC-V assembly code
int i;
                       \# s0 = scores base address, s1 = i
int scores[200];
                         c.li s1, 0 # i = 0
                         addi t2, zero, 200 \# t2 = 200
for (i=0; i<200; i=i+1) for:
                        bge s1, t2, done \# I \ge 200? done
 scores[i] = scores[i]+10; c.lw a3, 0(s0) # a3 = scores[i]
                        c.addi a3, 10 # a3 = scores[i]+10
                         c.sw a3, 0(s0) # scores[i] = a3
                         c.addi s0, 4  # next element
                         c.addi s1, 1 # i = i+1
                         c.j for # repeat
                       done:
```

- 200 is too big to fit in compressed immediate, so noncompressed addi used instead.
- c.addi s0,4 is equivalent to addi s0,s0,4.
- c.bge doesn't exist, so bge is used.

Compressed Machine Formats

- Some compressed instructions use a **3-bit** register code (instead of 5-bit). These specify registers x8 to x15.
- **Immediates** are 6-11 bits.
- Opcode is 2 bits.

Compressed Machine Formats

15 14	13 12	11 10	9 8	7	6	5	4	3	2	1	0
funct4		rd/rs1			rs2					C	p
funct3	imm	rd	/rs1		imm	1				C	p
funct3	imm		rs1	1	imm	1		rs2	2'	C	p
funct6			rd'/rs	s1'	funct	2		rs2	2'	C	p
funct3	imm		rs1	1	imm)				C	p
funct3	imm	funct	rd'/rs	s1'	imm	1				C	p
funct3	imm									C	p
funct3	imm				rs2					C	p
funct3	imm							rd'		C	p
funct3	imm		rs1	'	imm	1		rd'		C	p

CR-Type CI-Type CS-Type CS'-Type CB-Type CB'-Type CJ-Type CSS-Type CIW-Type CL-Type

Chapter 6: Architecture

Floating-Point Instructions

RISC-V Floating-Point Extensions

- RISC-V offers three floating point extensions:
 - RVF: single-precision (32-bit)
 - 8 exponent bits, 23 fraction bits
 - RVD: double-precision (64-bit)
 - 11 exponent bits, 52 fraction bits
 - RVQ: quad-precision (128-bit)
 - 15 exponent bits, 112 fraction bits

Floating-Point Registers

- 32 Floating point registers
- Width is highest precision for example, if RVQ is implemented, registers are 128 bits wide
- When multiple floating point extensions are implemented, the lower-precision values occupy the lower bits of the register

Floating-Point Registers

Name	Register Number	Usage
ft0-7	f0-7	Temporary variables
fs0-1	f8-9	Saved variables
fa0-1	f10-11	Function arguments/Return values
fa2-7	f12-17	Function arguments
fs2-11	f18-27	Saved variables
ft8-11	f28-31	Temporary variables

Floating-Point Instructions

- Append .s (single), .d (double), .q (quad) for precision. l.e., fadd.s, fadd.d, and fadd.q
- Arithmetic operations:

```
fadd, fsub, fdiv, fsqrt, fmin, fmax, multiply-add (fmadd, fmsub, fnmadd, fnmsub)
```

Other instructions:

```
move (fmv.x.w, fmv.w.x)
convert (fcvt.w.s, fcvt.s.w, etc.)
comparison (feq, flt, fle)
classify (fclass)
sign injection (fsqnj, fsqnjn, fsqnjx)
```

See Appendix B for additional RISC-V floating-point instructions.

Floating-Point Multiply-Add

- fmadd is the most critical instruction for signal processing programs.
- Requires four registers.

```
fmadd.f f1, f2, f3, f4 \# f1 = f2 x f3 + f4
```

Floating-Point Example

C Code

```
\# s0 = scores base address, s1 = i
int i;
                        addi s1, zero, 0 \# i = 0
float scores[200];
                        addi t2, zero, 200 \# t2 = 200
                        addi t0, zero, 10 # ft0 = 10.0
                        fcvt.s.w ft0, t0
for (i=0; i<200; i=i+1) for:
                        bge s1, t2, done # i>=200? done
                        slli t0, s1, 2 \# t0 = i*4
                        add t0, t0, s0 # scores[i] address
 scores[i]=scores[i]+10; flw ft1, 0(t0) # ft1=scores[i]
                        fadd.s ft1, ft1, ft0  # ft1=scores[i]+10
                        fsw ft1, 0(t0) # scores[i] = t1
                        addi s1, s1, 1 \# i = i+1
                              for
                                             # repeat
                      done:
```

RISC-V assembly code

Floating-Point Instruction Formats

- Use R-, I-, and S-type formats
- Introduce another format for multiply-add instructions that have 4 register operands: R4-type

R4-Type

31:27	26:25	24:20	19:15	14:12	11:7	6:0
rs3	funct2	rs2	rs1	funct3	rd	op
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Chapter 6: Architecture

Exceptions

Exceptions

- Unscheduled function call to exception handler
- Caused by:
 - Hardware, also called an *interrupt*, e.g., keyboard
 - Software, also called traps, e.g., undefined instruction
- When exception occurs, the processor:
 - Records the cause of the exception
 - Jumps to exception handler
 - Returns to the program

Exception Causes

Exception	Cause
Instruction address misaligned	0
Instruction access fault	1
Illegal instruction	2
Breakpoint	3
Load address misaligned	4
Load access fault	5
Store address misaligned	6
Store access fault	7
Environment call from U-Mode	8
Environment call from S-Mode	9
Environment call from M-Mode	11

RISC-V Privilege Levels

- In RISC-V, exceptions occur at various **privilege levels**.
- Privilege levels limit access to memory or certain (privileged) instructions.
- RISC-V privilege modes are (from highest to lowest):
 - Machine mode (bare metal)
 - System mode (operating system)
 - User mode (user program)
 - Hypervisor mode (to support virtual machines)
- For example, a program running in M-mode (machine mode) can access all memory or instructions it has the highest privilege level.

Exception Registers

- Each privilege level has registers to handle exceptions
- These registers are called control and status registers (CSRRs)
- We discuss M-mode (machine mode) exceptions, but other modes are similar
- M-mode registers used to handle exceptions are:
 - mtvec, mcause, mepc, mscratch

(Likewise, S-mode exception registers are: stvec, scause, sepc, and mscratch; and so on for the other modes.)

Exception Registers

- CSRRs are not part of register file
- M-mode CSRRs used to handle exceptions
 - mtvec: holds address of exception handler code
 - mcause: Records cause of exception
 - mepc (Exception PC): Records PC where exception occurred
 - mscratch: scratch space in memory for exception handlers

Exception-Related Instructions

Called privileged instructions (because they access CSRRs)

```
- csrr: CSR register read
```

```
— csrw: CSR register write
```

- csrrw: CSR register read/write
- mret: returns to address held in mepc

Examples:

```
csrr t1, mcause # t1 = mcause
csrw mepc, t2 # mepc = t2
cwrrw t0, mscratch, t1 # t0 = mscratch
# mscratch = t1
```

Exception Handler Summary

- When a processor detects an exception:
 - It jumps to exception handler address in mtvec
 - The exception handler then:
 - saves registers on small stack pointed to by mscratch
 - Uses csrr (CSR read) to look at cause of exception (in mcause)
 - Handles exception
 - When finished, optionally increments mepc by 4 and restores registers from memory
 - And then either aborts the program or returns to user code (using mret, which returns to address held in mepc)

Example Exception Handler Code

- Check for two types of exceptions:
 - Illegal instruction (mcause = 2)
 - Load address misaligned (mcause = 4)

Example Exception Handler Code

```
# save registers that will be overwritten
 csrrw t0, mscratch, t0  # swap t0 and mscratch
               # [mscratch] = t1
    t1, 0(t0)
  SW
 sw t2, 4(t0)
                         \# [mscratch+4] = t2
# check cause of exception
                  # t1=mcause
 csrr t1, mcause
 addi t2, x0, 2 # t2=2 (illegal instruction exception code)
illegalinstr:
 bne t1, t2, checkother # branch if not an illegal instruction
 csrr t2, mepc
                         # t2=exception PC
 addi t2, t2, 4 # increment exception PC
 csrw mepc, t2 # mepc=t2
 i done
                         # restore registers and return
checkother:
 addi t2, x0, 4 # t2=4 (load address misaligned exception code)
 bne t1, t2, done # branch if not a misaligned load
       exit.
                        # exit program
# restore registers and return from the exception
                                               Checks for two types of
done:
                                               exceptions:
 1w 	 t1, 0(t0) 	 # t1 = [mscratch]
                                                Illegal instruction
 1w t2, 4(t0) # t2 = [mscratch+4]
 csrrw t0, mscratch, t0  # swap t0 and mscratch
                                                 (mcause = 2)
 mret
                         # return to program
exit:
```

 Load address misaligned (mcause = 4)

About these Notes

Digital Design and Computer Architecture Lecture Notes

© 2021 Sarah Harris and David Harris

These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.