a) Draw the HDL design flow.

b) state the verilog HDL supported levels of

abstraction for designing digital circuit.
c) write HOL code to implement a 4-to-2 line priority encoder,

2 a) Explain the port connection rules of verilog b) Define rise, fall and turn-off delays with necessary diagram. c) output

3. a) Jk flip-flop versilog HDL module? Code b) 4 bit synchorous counter module. Jack

et pont connection nule used in verilog HOL.


H) write a program verilog HOL for 4-to-1 multiplexen.

\*) what one the Design Block and stimulug Block used in verilog HDL.

TCA Code and diagram HOL Design flow! Design specification Behavioural Description RTL Description (HOL) functional resification and testing Logic Stathesis crate Level Methist Logical verification and testing floor planning and Automatic place & Route physical layout Layout verification Implementation Stock used

## Port Connection rules:

- i) Inputs: Internally must always be of type net, externally the inputs can be connected to a variable of type neg or net.
- ") output: Internally can be of type net orneg, externally the outputs must be connected to a variable of type net.
- mouts: internally on externally must always be type net, han only be connected to a variable net type.
- Iv) Unconnected ports! Unconnected ports are allowed by using a ", ".
- r) The net data types are used to connected structur
- vi) A net data type is required if a signal can be driven a structural connection.
- vii) Width matching: It is legal to connect internal and external ports of different sizes.



b) Define Rise Delay, f	all and Turn -Oft delay.
Rise delay! The rise de agate output transita	elay is associated with
o, ronz	1
0, 2002	t-nise
Fall delay: The fall delay gate output transition - value.	is associated with a to a of from another
1, xor Z	reasolde, net tope.
t-	Jal1
Turn-off delay: The furr with a gate output to impedance value (Z If the value Changes	to x, the minimum
of the three delay:	a XX Constact Co.
	t-tumoff
Venilog supports 4 ler  1) Switch level  11) Orate "  11) Data flow "  11) Behavioral "	el of abstraction namely

At the switch level, the implementation is done with the help of switches. At the gate level, we talk about gate interconnections. In data flow level design is done based on equations, which can be said that it is based on data which can be said that it is based on data which how the data is flowing in the cinemit, flow, how the data is flowing in the cinemit, based on that the equations have conitten. The behavior of behavioral level is based on the behavior of the cinemit.

- 4 -


Stimulus Block

CIK peset

Design Block

Ripple Carry

Counter



A design block must be tested once it has been completed. The design block's functionality can be tasted by applying stimuli and observing the nesults. This type of block is known as a stimulus block, and it can be written in verilog as a test bench. To completely test the design block, many test benches might be employed.

VHDL Stands for every High-speed Integrated Cinecuit hardware description language. HDL Stands for Handwore Description Language. It is a programming language that is used to describe, simulate, and Create hand worse like digital circuit (108) HDL is mainly used to discover the faults in the design before implementing it in the handware.

VHDL supports the following teatures: 1) Design methodologies and their features 11) Sequential and concurrent activities,

in) Design excharge

in) Standardization


v) Documentation

vi) Readability

vii) Large - scale design

vin) A wide mange of descriptive capability


verilog: verilog is also HOL for describing electronic circuits and Systems.



Out SI io

not (Son, so);

Logic diagnam o for Multiplexen



module muxq-to-1 (out, io, ii, i2, i3, s1, so) output 10,01,02,03; input S, B, So; wine sin, son, Wine Yo, Y1, Y2, Y3; not (sin, si);

and (Yo, io, Sin, Son); and (Yi, ii, Sin, 30); and (Yz, Sz, Si, Son); and (Yz, iz, Si, Son); or (out, Yo, Yi, Yz, Yz) end modute

-\*-

Min value: The min value is the minimum delay value that the designer expects the gate to have.

Typ val: The typ value is the typical delay value that the designer expects the gate to have,

Max value: The max value is the maximum delay value that the designer expects the gate to have.

min, typ, or max values can be chosen at revilog