

HDL

1)

- Draw the HDL design flow.
- state the verilog HDL supported levels of abstraction for designing digital circuit.
- write HDL code to implement a 4-to-2 line priority encoder.

2) Explain the port connection rules of verilog HDL.

b) Define rise, fall and turn-off delays with necessary diagram.

c) output

3. a) JK flip-flop verilog HDL module } Code
b) 4 bit synchronou counter module. } for


* port connection rule used in verilog HDL.

* write a program verilog HDL for 4-to-1 multiplexer.

* what are the Design Block and stimulus Block used in verilog HDL.


C+ Code and diagram

HDL Design Flow:




⊕ Port Connection rules:

- i) Inputs: Internally must always be of type net, externally the inputs can be connected to a variable of type reg or net.
- ii) Output: Internally can be of type net or reg, externally the outputs must be connected to a variable of type net.
- iii) Inouts: internally or externally must always be type net, can only be connected to a variable net type.
- iv) Unconnected ports: Unconnected ports are allowed by using a ",".
- v) The net data types are used to connected structures.
- vi) A net data type is required if a signal can be driven a structural connection.
- vii) Width matching: It is legal to connect internal and external ports of different sizes.




b) Define Rise Delay, Fall and Turn-off delay.


Rise delay: The rise delay is associated with a gate output transition to a 1 from another value.



Fall delay: The fall delay is associated with a gate output transition to a 0 from another value.



Turn-off delay: The turn off delay is associated with a gate output transition to the high impedance value (z) from another value. If the value changes to x, the minimum of the three delays is considered.



2.b)



Venilog supports 4 level of abstraction namely

- i) Switch level
- ii) Gate "
- iii) Data flow "
- iv) Behavioral "

At the switch level, the implementation is done with the help of switches. At the gate level, we talk about gate interconnection. In data flow level design is done based on equations, which can be said that it is based on data flow, how the data is flowing in the circuit, based on that the equations have written. The behavioral level is based on the behavior of the circuit.

— ✱ —

a)



Stimulus Block instantiates Design block

Stimulus and Design Block

A design block must be tested once it has been completed. The design block's functionality can be tested by applying stimuli and observing the results. This type of block is known as a stimulus block, and it can be written in verilog as a test bench. To completely test the design block, many test benches might be employed.

— ✱ —

⊕ VHDL stands for every High-speed Integrated Circuit hardware description language.

(HDL stands for Hardware Description Language.) It is a programming language that is used to describe, simulate, and create hardware like digital circuit (ies). HDL is mainly used to discover the faults in the design before implementing it in the hardware.

VHDL supports the following features:

i) Design methodologies and their features

ii) Sequential and concurrent activities,

iii) Design exchange

iv) Standardization

v) Documentation


vi) Readability

vii) Large-scale design

viii) A wide range of descriptive capability

Verilog: Verilog is also HDL for describing electronic circuits and systems.


multiplexer:



4-to-1 multiplexer

s_1	s_0	out
0	0	i_0
0	1	i_1
1	0	i_2
1	1	i_3

Logic diagram for Multiplexer



```
module mux4-to-1 (out, i0, i1, i2, i3, s1, s0)
```

```
output out;
```

```
input i0, i1, i2, i3;
```

```
input s1, s0;
```

```
wire s1n, s0n,
```

```
wire y0, y1, y2, y3;
```

```
not(s1n, s1);
```

```
not(s0n, s0);
```

and (y_0, i_0, s_{in}, s_{on});
and (y_1, i_1, s_{in}, s_o);
and (y_2, i_2, s_1, s_{on});
and (y_3, i_3, s_1, s_{on});
or (out, y_0, y_1, y_2, y_3)

end module

—*—

④ Min value: The min value is the minimum delay value that the designer expects the gate to have.

Typ val: The typ value is the typical delay value that the designer expects the gate to have.

Max value: The max value is the maximum delay value that the designer expects the gate to have.

min, typ, or max value can be chosen at verilog run time

—*—