IC Logic Families and Characteristics Dr. Mohammad Najim Abdullah

Introduction


- miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece of semiconductor material to perform a high-level function.
- usually referred to as a monolithic IC.
- first introduced in 1958
- categorized as digital or linear ICs or according to the level of complexity of the IC

Category		Number of Gates
Small scale integration	SSI	<12
Medium scale integration	MSI	12 to 99
Large scale integration	LSI	100 to 9999
Very large scale integration	VLSI	10,000 or more

Packaging

- 1. protect the chip from mechanical damage and chemical contamination.
- 2. provides a completed unit large enough to handle.
- 3. so that it is large enough for electrical connections to be made.
- 4. material is molded plastic, epoxy, resin, or silicone. Ceramic used if higher thermal dissipation capabilities required. Metal/glass used in special cases.

Three most common packages for ICs are



- dual-in-line (DIPS) (most common)
- flat pack
- axial lead (TO5)

Digital IC terminology

Although there are many manufacturers of digital ICs and several logic families, a fair amount of terminology associated with digital ICs is somewhat standardized between the various manufacturers and logic families.

Common digital IC terminology

Voltage and Current Levels

Symbol	Definition
VIH	HIGH-state input voltage, corresponding to logic 1 at input
VIL	LOW-state input voltage, corresponding to logic 0 at input
VOH	HIGH-state output voltage, corresponding to logic 1 at output
VOL	LOW-state output voltage, corresponding to logic 0 at output
IIH	HIGH-state input current; current flowing from input when the input
	voltage corresponds to logic 1.
IIL	LOW-state input current; current flowing from an input when the input
	voltage corresponds to logic 0.
IOH	HIGH-state output current; current flowing from output when the
	output voltage corresponds to logic 1.
IOL	LOW-state output current; current flowing from an output when the
	output voltage corresponds to logic 0.

Properties of Digital ICs Fan-in

Fan-in (input load factor)

is the number of input signals that can be connected to a gate without causing it to operate outside its intended operating range. expressed in terms of standard inputs or units loads (ULs)

Example: for standard TTL one unit load is defined as

1 UL = $40\mu A$ in the HIGH state 1.6mA in the LOW state

to determine the fan-in (or fan-out) for a gate, take the lower of

A fan-in of 8 means that 8 unit loads can be safely connected to the gate inputs.

Fan-out

Fan-out (output load factor)

is the maximum number of inputs that can be driven by a logic gate. A fan out of 10 means that 10 unit loads can be driven by the gate while still maintaining the output voltage within specifications for logic levels 0 and 1.

Example:

A unit load for some particular logic family is as follows:

Determine the fan-in and fan-out for a gate in this family that has the following parameters:

 $IOH = 400 \mu A$

IOL = 10mA

 $IIH = 150 \mu A$

IIL = 4 mA

Solution:

fan-in = 150/50 = 3 UL or 4/1 = 4 UL


therefore fan-in = 3.

fan-out = 400/50 = 8 UL or 10/1 = 10 UL

therefore fan-out = 8 UL.

Propagation Delays.

- the delay before a change in the input is reflected in the output.



- tPHL : delay time in going from logic 1 to logic 0 (turn-off delay).
- tPLH : delay time in going from logic 0 to logic 1(turn-on delay).

Noise Margin/Immunity

- ability of the gate to tolerate fluctuations of the voltage levels.

VNH = HIGH-state noise margin

VNL = LOW-state noise margin

VIL = LOW-state input voltage

VIH = HIGH-state input voltage


VOL = LOW-state output voltage

VOH = HIGh-state output voltage

where


Manufacturers specify voltage limits to represent the logical 0 or 1. These limits are not the same at the input and output sides. For example, a particular gate A may output a voltage of 4.8V when it is supposed to output a HIGH but, at its input side, it can take a voltage of 3V as HIGH. In this way, if any noise should corrupt the signal, there is some margin for error.

Consider the following case where the output of logic circuit A is connected to the input of logic circuit B.



When the output of A is low, Vo, the input to B, Vi, should also be low. But because of noise Vi is not exactly Vo but could higher. As long as Vi is not more than Vi, B will still take the signal as a LOW. If Vi is more than Vi, though, then the signal may not appear as a LOW.

The effect of noise is shown in the following figure.



Example:

Find the HIGH state and LOW state noise margins for the IC with the characteristics given in the table.

	Minimum	Typical	Maximum
Voh	2.8 V	3.6V	
Vol		0.2V	0.4V
V_{IH}	2.0V		
V_{IL}			0.8V

From table.

HIGH-state noise margin $V_{NH} = 2.8 - 2 = 0.8$

LOW-state noise margin $V_{NL} = 0.8 - 0.4 = 0.4$

Power Dissipation

Power dissipation is the amount of heat (in mill watts) that the IC dissipates in the form of heat.

IC Logic Families

Thus far, we have specified the logic level as either 0 or 1, or HIGH or LOW. In circuit implementation, we will have to specify the actual voltage/current levels that constitute a HIGH or a LOW. These standardized voltage/current levels are grouped in families of digital ICs so that ICs belonging to the same family will have the same characteristics.

Common families are


- TTL: transistor-transistor logic
- ECL: emitter-coupled logic.
- IIL integrated injection logic.
- MOS ICs: metal-oxide-semiconductor ICs.

TTL


- most popular and widely used IC logic family.
- introduced by Texas Instruments in 1964.
- operate from a + 5V supply.
- Standardized labeling system starting with 54 or 74. For example 7400, 7401, 74121
- A HIGH is nominally +5V while a LOW is nominally 0V or GROUND.
- to provide greater flexibility with regard to speed and power dissipation considerations, the following sub-families have been developed:
- 7400 standard series.
- 74L00 low-power series
- 74H00 high-speed series
- 74S00 Schottky series
- 74LS00 low-power Schottky series.

Totem Pole TTL

The basic TTL NAND gate circuit is shown below:



Transistors Q₃ and Q₄ form what is known as a totem pole arrangement.



The features of this arrangement are

- low power consumption
- fast switching
- low output impedance

Noise Margins

maximum logic 0 output, VOL = 0.4 V maximum logic 0 input, VIL = 0.8 V

therefore, the LOW state noise margin is

$$VNL = 0.8V - 0.4V = 400 \text{ mV}.$$

Similarly,

minimum logic 1 output, VOH = 2.4 Vminimum logic 1 input, VIH = 2.0 V

therefore, the HIGH state noise margin is

VNH = 2.4 - 2.0 = 400 mV.

These are the guaranteed worse case. The actual values typically are $VNL=1\ V$ and $VNH=1.6\ V$.

Low-power TTL

designated as 74L00.

essentially same as standard TTL except that the resistor values are increased. This will decrease power consumption (typical 1 mW) but there is a corresponding decrease in speed (propagation delay of 33 ns).

low-power TTL gates have a fan-out of 10 other low-power TTL gates but will only drive two standard series TTL gate.

High-speed TTL

designated as 74H00

resistor values have been decreased. Speed is increased (delay = 6 ns) but power dissipation will increase (22 mW).

Summary of fan-out capabilities for the TTL series

TTL Driving Device	TTL load device						
Device	7400	74L00	74H00	74S00	74LS00		
7400	10	50	8	8	20		
74L00	2	10	1	1	10		
74H00	12	50	10	10	25		
74S00	12	100	10	10	50		
74LS00	5	40	4	4	10		


Speed-Power relationship for TTL

Series	Propagation Delay (ns)	Power Dissipation (mW)		
7400	9	10		
74L00	33	1		
74H00	6	22		
74S00	3	19		
74LS00	9	2		

Unused Inputs on TTL devices

Unused inputs on TTL gates behave as though a logic 1 is connected to them. This present a problem with OR or NOR gates. With AND or NAND gates, the logic would not pose a problem but for better noise immunity, the inputs should not be allowed to "float". It is advisable to connect unused HIGH inputs to +5V through resistors ("pull-up" resistors) of $1k\Omega$.


Unused inputs should be connected as follows:




TTL open-collector devices

In some applications, it is necessary to connect the output of the gates together. In such cases, *TTL open-collector* devices are used as the output of standard totempole TTL gates cannot be connected together.


To connect the output of standard totem-pole TTL gates together, we can use an AND gate as below, but this is impractical if more signals need to be ANDed.



To overcome this problem, TTL manufacturers have developed a series of open collector logic devices. As can be seen from the diagram, an external resistor, called a "pull-up" resistor must be connected from the power supply to the output of the device.



Wiring the open-collector NAND gate output directly will accomplish the same result as the circuit earlier. We call such circuit wired AND or wired OR.




IC Data Sheets

All manufacturers of ICs print data sheets for each type of IC they manufacture. The purpose of the data sheet is to provide the user with information about the IC such as the pin assignments, electrical and mechanical specifications, logic function and ratings.

The following is a sample data sheet of the 7400 IC.

54/7400 54H/74H00 54S/74S00 54LS/74LS00


QUAD 2-INPUT NAND GATE



CONNECTION DIAGRAMS PINOUT A

ORDERING CODE: See Section 9

PIN		COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	оит	V _{OC} = +5.0 V ±5%, T _A = 6°C to +70°C	$V_{C/C} = +8.0 \text{ V } \pm 90\%,$ $T_A = -85^{\circ} \text{ G to } +125^{\circ} \text{ G}$	TYPE	
Plastic DIP (P)	٨	7400PC, 74H00PC 74L500PC, 74800PC		16	
Geramic DIP IDI	A	7406DC, 74H00DC 74L800DC, 74G00DC	5400CM, 54H00CM 54L500DM, 54S00CM	6A	
Flatpak	A	74L500FC, 74800FC	S4LS00FM, 54500FM	31	
0%	8	7400FG, 74H00FG	S400FM, SHHDDFM		



PINOUT B

IMPUT LOADING/FAM-OUT: See Section 3 for U.L. definitions

PINS	BI/M (U.L.) HIGH/LOW	SA/T4H (U.L.) HIGH/LOW	HOH-LOW	SATALS (U.L.) HIGH/LOW
Inputs Outputs	1.0/1.0 20/10	1,25/1.25 12,5/12,5	1.25/1.25 25/12.5	0.6/0.25 10/3.0 (2.5)

DO AND AC CHARACTERISTICS: See Section 3"

SYMBOL	PARAMETER	54/74		54/74H		84/748		54/74L5		UNITS	CONDITIONS
	ranner in	Min	Max.	Min	Max	Min	Max	Min	Man		
loon	Power Supply		8.0		16.6		15		1.6	mA	V _M = Gnd V _{CC} = Max
loc.	Current	1	82		40		36		4.4		VM - Open
DruH Drus	Propagation Dalay		22 15			2.0 2.0	4.5 5.0		10 10	**	Figs. 3-1, 3-4

196 limits upply over operating temperature range; AC matte apply at $T_A = 100^\circ$ G and $T_{CC} = 10.0^\circ$ V.