Microcontroller 8051 Memory Interfacing

Program and Data Memory

- The program and data memories of 8051 family are logically separated.
- Logical separation means they can be accessed separately with the same
- 8051 can address up to 128K of memory which includes 64K of program memory & 64K of data memory.
- data memory is controlled by the special function register called data pointer (DPTR).
- Input ports P0 & P2 are used as address and data bus for external memory interfacing.
- The control signals used for external memory interfacing are PSEN', EA', ALE, RD'& WR'

Program and Data Memory

- The total memory is 64K with address range 0000H to FFFFH.
- Low on EA' indicates external memory for the whole address range.
- When external memory is used, PSEN' (Program Store Enable) signal is used to read the data.
- High value of EA' signal indicates 4K on chip i.e. internal memory is used. If required external memory can also be connected with it
- data memory is read & write memory
- 8051 has 256 byte of internal RAM from 00 to FFH.
- External RAM can be connected with address range of 64K from 0000H to
- when external RAM is used, RD' & WR' signals are used for reading and writing from external RAM.

External memory interfacing

Signals and ports are used for External memory interfacing:

- Port P0 is used as multiplexed address data bus AD0 -AD7,
- Port P2 is used as higher order address bus A8-A15.
- Control signal ALE (address latch Enable) is used to De-multiplex address data bus of Port P0
- EA' indicates external access, it is made low when External ROM is
- PSEN' (Program Store Enable) is used for reading External ROM
- RD' & WR' are used with external RAM for reading & writing

Port PO & P2


- In 8051, port P0 and port P2 provide the 16-bit address to access external memory A0-A15
- P0 provides the lower 8 bit address A0-A7 and P2 provides the upper 8 bit address A8-A15.
- Total 16 bit address results in 2^16 =64K memory space
- 64K Data Memory & 64 K Code Memory as both uses different control signals
- Port P0 has multiplexed address data line, it gives 8 bit address & 8 Bit
- ALE pin De-multiplexes address /data bus.

ALE(Address Latch Enable)

- ALE stands for Address Latch Enable
- It is output pin and is active high.
- When connecting 8051 to external memory, ALE is used in conjunction with port PO
- The ALE pin is used for de-multiplexing the address and data lines
 - Lets see how we demultiplex address/data bus
- When ALE is '0', we have data on port P0
- and when ALE is '1', we have address on the port P0

EA (External Access)

- EA', stands for "External Access"
- EA' is an input pin and must be connected to either VCC or GND. In other words, it cannot be left unconnected
- When it is connected to GND, it is to indicate that external ROM is connected to 8051. Thus whole address range 0000H to FFFFH is given to external ROM.
- When this pin is connected to VCC, internal ROM is used from 0000H to 0FFFH, it is used either alone or in conjunction with external ROM.




PSEN (Program Store Enable)

- PSEN' is a output pin and stands for "Program Store Enable
- When external ROM holds the program code, it is used with EA' Pin
- This pin is connected to the OE' (output Enable) pin of the ROM for reading purpose.


How External ROM is connected to 8051?

- This is a 64K ROM to be connected to 8051
- EA' is tied low as shown in the diagram
- Port P0 is used as multiplexed address data bus AD0-AD7 to access external ROM
- AD0-AD7 is connected to a Latch with latch enable signal as ALE
- When ALE goes high, these lines have address on it so address is latched and connected to ROM
- D0-D7 are directly connected to EPROM
- Port P2 as higher order address bus A8-A15
- PSEN' is used for reading of external ROM so it is connected to OE' of the memory IC



How External RAM is connected to 8051?

- Port P0 is used as multiplexed address & data bus,
- P2 are used as higher order address
- DPTR register saves the address of the RAM i.e. it acts as memory pointer.
- RAM size is 2K, it requires 11 address lines 2[^]11=2K i.e. A0-
- A0-A7 are connected as before using port P0, High ALE will latch the address
- Only three lines of port2 A8-A10 used with this RAM.
- Remaining line of P2 can be used as I/O Lines.
- Port P3 are used for reading & writing from RAM.
- Two pins of P3, RD' & WR' are used for reading and writing of RAM



The difference between ROM & RAM

- For accessing DATA from ROM, MOV instruction is used and MOVX is used with RAM
- In ROM, PSEN' is used and EA' is low whereas in RAM, EA' is high and RD' & WR' are used


Exercise-1

Design a μ Controller system using 8051.Interface the external RAM of size 16k x 8.

Solution:

- Given, Memory size: 16k that means we require 2n=16k :: n address lines, here n=14 :: A0 to A13 address lines are required.
- A14 and A15 are connected through OR gate to CS pin of external RAM.
- when A14 and A15 both are low (logic '0'), external data memory(RAM) is selected.
- Address Decoding(Memory Map)for 16k x 8 RAM.

	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AO	
Starting Address	0	0	0	0	0	0	0	0	0	0)	0 (0	0)	0 (H 0000
Ending Address	0	0	1	1	1	1	1	1	1	1		_	1	_		0 1	3FFF H




Design a µController system using 8051.Interface the external ROM of size 4k x 8.

Solution: Given, Memory size: 4k

- that means we require 2n=4k :: n address lines
- here n=12 :: A0 to A11 address lines are required.
- remaining lines A12, A13, A14, A15 & PSEN are connected though OR gate to CS & RD of external ROM.
- when A12 to A15 are low (logic '0'), only then external ROM is selected.
- Address Decoding(Memory Map)for 4k x 8 RAM.

	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AO	
Starting Address)	0 ()	0 (0	0	0	0	0	0)) () (0	0	H 0000
Ending Address)	0 (0	0 (_	-	1	1	1	1			_		_	1	OFFF H



Design a µController system using 8051, 16k bytes of ROM & 32k bytes of RAM. Interface the memory

such that starting address for ROM is 0000H & RAM is 8000H.

that means we require $2^{n}=16k$:: n address lines 16k Given, Memory size- ROM: Solution:

n=14 : Ao to A13 address lines are required. here

CS **↓** ORed **↓** A14, A15, PSEN -

selected.

1.5

ROM

LOW

when

:32k size- RAM Memory

are required. address lines address lines $2^{n}=32k$:: n that means we require :: Ao to A₁₄ n = 15here

CS ▶ inverted (NOT Gate) when high-A15

selected.


RAM is

as read control signal pin. as chip select pin ROM. PSEN is used RD is used as WR is used as

signal pin. as write control

selection.

	HEX	adrs.	H0000	3 FFFH		HEX	adrs.	8000H	FFFFH
	Ao					Ao			
	A_1 I		0	Н		11		0 0	\leftarrow
	A ₂		0	1 1 1		A ₂ A		0	\leftarrow
	A3		0			A3		0	\vdash
	A4		0	Н		A4		0	\vdash
7	As		0	\vdash	٧.	A ₆ A ₅		0	\vdash
RO	A6		0	1 1	RAI	A6		0	$\overline{}$
00	A7		0	П	32k x 8 I	A7		0	\vdash
X	A_8		0	П	X	A8		0	\vdash
16	A ₉		0	\vdash	32	A ₉		0 0	\vdash
for	A10		0	П	OL	10		0	\vdash
Map)	A ₁₁		0	П	(dab)	A ₁₁		0	\vdash
ory	A ₁₂			П	ory	A ₁₂		0	П
Mem	A ₁₃		0	П	Mem	A ₁₃		0	\leftarrow
ng (I	A14		0 0 0 0	0 0 1	ng (I	A14		0 0 0	\vdash
codi	A ₁₅		0	0	odir	A ₁₅		Н	\vdash
Address De	Address A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ A ₄		starting	end	Address De	Address A ₁₅ A ₁₄ A ₁₃ A ₁₂		starting	end



Design a µController system using 8051, 8k bytes of program ROM & 8k bytes of data RAM. Interface the memory such that starting address for ROM is 0000H &

selection. for RAM required. here n=13 :: Ao to A12 address lines are required. that means we require $2^{n}=8k$:: n address lines that means we require $2^{n}=8k$: n address lines :: An to A12 address lines are $\overline{\text{PSEN}}$ is used as chip select pin ROM. $\overline{\text{RD}}$ is used as read control signal pin. $\overline{\text{WR}}$ is used as write control signal pin. selected. CS ↑ Solution: Given, Memory size- ROM: 8k Memory size- RAM:8k data RAM is selected. ORed program ROM A13, A14, A15, PSEN when highn = 13RAM is E000H.

0000H 1FFFH FFFFH adrs. E000H adrs. HEX HEX Ao Ao A₃ A₂ A₁ A_1 A_2 A3 A4 A11 A10 A9 A8 A7 A6 A5 A7 A6 A5 Address Decoding (Memory Map) for 8k x 8 ROM. A₉ A₈ A₁₁ A₁₀ A15 A14 A13 A12 A15 A14 A13 A12 starting Address Address end

