

IAS Architecture Simulation

Course: EGC 121 - Computer Architecture

Implementation of `std::lower_bound` using IAS Assembly

Name: Pragyan Ojha

Roll No: BC2025075

International Institute of Information Technology, Bangalore

February 4, 2026

Contents

1	Introduction	3
2	Algorithm: <code>std::lower_bound</code>	3
2.1	Logic Flow	3
2.2	Reference Algorithm Code in C++	3
3	Implementation Details	4
3.1	Memory Map	4
3.2	Assembly Code	4
3.3	Assembler Code (Python)	5
3.4	IAS Simulator Code (Python)	7
4	Results and Verification	10
4.1	Generated Machine Code (binary.txt)	10
4.2	Test Case Verification	11

1 Introduction

The IAS machine was one of the first electronic computers built under the direction of John von Neumann. It introduced the **stored-program concept**, where instructions and data share the same memory space.

In this project, I have implemented a software simulation of the IAS architecture, including:

- A custom **Assembler** to convert assembly code to 40-bit machine code.
- A **Processor Simulator** that executes the fetch-decode-execute cycle.
- An implementation of the **Binary Search (Lower Bound)** algorithm to demonstrate the architecture's capabilities, specifically focusing on address modification.

2 Algorithm: `std::lower_bound`

Unlike a standard Binary Search which only checks for existence, the `lower_bound` function finds the *first* element in a sorted range that is greater than or equal to a target value.

2.1 Logic Flow

The algorithm maintains a search space $[L, R]$. In each iteration:

1. Calculate $MID = (L + R)/2$ using the right-shift (RSH) instruction.
2. Fetch $ARR[MID]$ using **self-modifying code** (replacing the address field of a dummy LOAD instruction).
3. Compare $ARR[MID]$ with $TARGET$:
 - If $ARR[MID] \geq TARGET$: Update potential answer ($ANS = MID$) and search left ($R = MID - 1$).
 - If $ARR[MID] < TARGET$: Search right ($L = MID + 1$).

2.2 Reference Algorithm Code in C++

```
1 #include <iostream>
2 #include <vector>
3 using namespace std;
4
5 int main() {
6     vector<int> arr = {10, 20, 24, 25, 25, 30, 40, 50, 60, 70};
7     int target = 25;
8     int n = arr.size();
9
10    int L = 0;
11    int R = n - 1;
12    int ans = -1;
13
14 }
```

```

15     while (L <= R) {
16         int mid = (L + R) / 2;
17
18         if (arr[mid] >= target) {
19             ans = mid;
20             R = mid - 1;
21         }
22         else {
23             L = mid + 1;
24         }
25     }
26
27     cout << "Found at index: " << ans << endl;
28     return 0;
29 }

```

Listing 1: Reference Implementation of Lower Bound

3 Implementation Details

3.1 Memory Map

The memory is organized as follows to separate instructions from data:

Address	Variable	Description
0 – 99	Code	The program instructions
100 – 106	Variables	$L, R, MID, TARGET, ANS, 1$
500 – 509	Array	The sorted data array

Table 1: Memory Organization

3.2 Assembly Code

The following IAS assembly implements the `lower_bound` logic.

```

1 //Loop Check (L <= R)
2 LOAD M(101)           //load R into AC
3 SUB M(100)            //subtract L from AC (R-L)
4 JUMP+ M(2)            //if AC is non-negative jump to memory
   address 2
5 HALT                  //halts the program if jump is not executed,
   i.e, R-L<0
6
7 //Calculate MID
8 LOAD M(100)           //load L into AC
9 ADD M(101)            //add R to AC (L+R)
10 RSH                  //right shifts AC by 1 bit, equivalent to
   dividing it by 2 so (L+R)/2
11 STOR M(102)          //store the result in the MID variable
12
13 //Address Modification
14 LOAD M(107)           //loads a "dummy" instruction which just says
   LOAD M(0)
15 ADD M(106)            //adds the base address of array which is
   500, so instruction becomes LOAD M(500)

```

```

16 ADD M(102)           //adds mid so effectively intrusction becomes
    LOAD M(500+MID)
17 STOR_L M(6)          //stores only the address part of AC into
    left instruction of memory address 6
18
19 //Fetch & Compare
20 LOAD M(0)            //at runtime, due to intrusction at memory
    address 5, this has been overwritten to LOAD M(500+MID)
21 SUB M(103)           //subtracts our target from arr[MID]
22 JUMP+ M(10)          //if result is non-negative, i.e., arr[MID]>=
    TARGET we jump to memory address 10
23 NOP                 //padding to cleanly start next instruction
24
25 //Go Right (L = MID + 1); we reach here if arr[MID]<TARGET
26 LOAD M(102)         //load MID into AC
27 ADD M(105)          //add one to AC
28 STOR M(100)         //update L with the new value (MID+1)
29 JUMP M(0)           //jump back to memory address 0 to restart
    the loop
30
31 //Found & Go Left (R = MID - 1); we reach here if arr[MID]>=TARGET
32 LOAD M(102)         //load MID into AC
33 STOR M(104)         //store AC into ANS variable (AC still
    contains MID)
34 SUB M(105)          //subtract 1 from AC
35 STOR M(101)         //update R with the new value (MID-1)
36 JUMP M(0)           //jump back to memory address 0 to restart
    the loop
37
38 //Variables
39 DATA 100 0          //L
40 DATA 101 9          //R
41 DATA 102 0          //MID
42 DATA 103 25         //TARGET
43 DATA 104 -1         //ANS
44 DATA 105 1          //ONE
45 DATA 106 500        //BASE ADDRESS
46 DATA 107 4294967296 //TEMPLATE LOAD M(0)
47
48 //Sorted Array Data
49 DATA 500 10
50 DATA 501 20
51 DATA 502 24
52 DATA 503 25
53 DATA 504 25
54 DATA 505 30
55 DATA 506 40
56 DATA 507 50
57 DATA 508 60
58 DATA 509 70

```

Listing 2: Assembly Code for Lower Bound Algorithm

3.3 Assembler Code (Python)

The assembler reads the `assembly_code.txt` file, pairs instructions into 40-bit words and parses DATA directives to initialize variables and array elements.

```

1 #Standard IAS Opcodes
2 OPCODES = {
3     'NOP': '00000000', 'HALT': '11111111',
4     'LOAD': '00000001', 'ADD': '00000101', 'SUB': '00000110',
5     'MUL': '00001011', 'DIV': '00001100',
6     'LSH': '00010100', 'RSH': '00010101',
7     'STOR': '00100001', 'STOR_L': '00010010',
8     'JUMP': '00001101', 'JUMP+': '00001111'
9 }
10
11 def assemble(input_file, output_file):
12     lines = [] #To store the final clean assembly code
13     memory_data = {} #To store variables defined via DATA directive
14
15     #Read assembly code file
16     with open(input_file, 'r') as f:
17         for line in f:
18             #Strip comments and whitespace
19             clean = line.split('//')[0].strip().upper()
20             if not clean: continue
21
22             #Check for Assembler Directives (DATA)
23             if clean.startswith("DATA"):
24                 parts = clean.split()
25                 #Format: DATA <Address> <Value>
26                 address = int(parts[1])
27                 value = int(parts[2])
28                 memory_data[address] = value
29             else:
30                 lines.append(clean)
31
32     #Convert pairs of instructions to binary pairs
33     with open(output_file, 'w') as f:
34         #Loop through lines 2 at a time (Left & Right Instructions)
35         for i in range(0, len(lines), 2):
36             pair_binary = ""
37
38             #Process Left and Right instruction(Loop runs twice)
39             for j in [i, i+1]:
40                 if j >= len(lines): #Padding if odd number of lines
41                     pair_binary += OPCODES['NOP'] + "000000000000"
42                     continue
43
44                 parts = lines[j].split() #Splitting by space
45                 cmd = parts[0]
46
47                 #Get Opcode
48                 opcode = OPCODES.get(cmd, '00000000')
49
50                 #Get Address
51                 addr = 0
52                 if len(parts) > 1:
53                     #Takes string "M(123)", slices off "M(" and ")",
54                     then converts to int
55                     addr_str = parts[1].replace("M(", "").replace(")", "")
56                     addr = int(addr_str)

```

```

57         pair_binary += opcode + format(addr, '012b')
58         #Convert the memory address to a 12 bit binary string
59
60         f.write(pair_binary + '\n')
61
62         #Write Data (Variables + Array) and fill each gap with 40 bit 0
        string
63         #Calculate where the instruction code ends
64         code_lines_count = (len(lines) + 1) // 2
65         current_addr = code_lines_count
66
67         #Determine the highest memory address we need to write to
68         max_addr = max(memory_data.keys()) if memory_data else
        code_lines_count
69
70         while current_addr <= max_addr:
71             val = memory_data.get(current_addr, 0)
72             #Handle negative numbers for 40-bit binary
73             if val < 0: val = (1 << 40) + val
74             f.write(format(val, '040b') + '\n')
75             current_addr += 1
76
77         print(f"Done. Binary saved to {output_file}")
78
79 if __name__ == "__main__":
80     assemble("assembly_code.txt", "binary.txt")

```

Listing 3: Assembler Script

3.4 IAS Simulator Code (Python)

The simulator implements the Fetch-Decode-Execute cycle, handling the 40-bit word structure (20-bit Left/Right instructions). It treats `binary.txt` as system memory (RAM), performing file I/O for every cycle.

```

1  import os
2
3  MEM_SIZE = 1000
4  AC = 0           #Accumulator to store result of arithmetic or load
5  MQ = 0           #Helper register for multiply/divide operation
6  MBR = 0          #Holds the current 40 bit instruction
7  MAR = 0          #Holds the current instruction's 12 bit memory
        address
8  IR = 0           #Holds the current instruction's 8 bit OP Code
9  IBR = None       #Holds the right instruction (20 bits)
10 PC = 0           #Holds the memory address of next instruction
11
12 #File Constants
13 BINARY_FILE = "binary.txt"
14 #Calculate line length: 40 bits + newline characters (1 for Unix, 2 for
        Windows)
15 LINE_LENGTH = 40 + len(os.linesep)
16
17 #Helper functions to safely convert python 'numbers' to bits and vice
        versa
18 def to_signed(val):
19     if val & (1 << 39):

```

```

20         return val - (1 << 40)
21     return val
22 def to_unsigned(val):
23     return val & 0xFFFFFFFF
24
25 #Helper functions for Disk-as-RAM access
26 def read_memory(address):
27     """Reads a specific line from binary.txt"""
28     if not os.path.exists(BINARY_FILE):
29         return '0' * 40
30
31     with open(BINARY_FILE, 'r') as f:
32         f.seek(address * LINE_LENGTH)
33         line = f.read(40)
34         #Return 40 zeros if address is uninitialized/empty
35         if len(line) < 40: return '0' * 40
36     return line
37
38 def write_memory(address, binary_string):
39     """Writes a specific line to binary.txt"""
40     with open(BINARY_FILE, 'r+') as f:
41         f.seek(address * LINE_LENGTH)
42         f.write(binary_string)
43
44 def fetch_decode():
45     global PC, MAR, MBR, IR, IBR
46
47     #If IBR is empty, fetch new word from Memory
48     if IBR is None:
49         MAR = PC
50         #Fetch directly from file
51         MBR = int(read_memory(MAR), 2)
52
53         #Left Instruction (Bits 0-19); Opcode: 0-7, Address: 8-19
54         left_part = (MBR >> 20) & 0xFFFFF
55         IR = (left_part >> 12) & 0xFF
56         MAR = left_part & 0xFFF
57
58         #Saves the right Instruction (bits 20-39) to IBR
59         IBR = MBR & 0xFFFFF
60     else:
61         #Execute instruction in IBR
62         right_part = IBR
63         IR = (right_part >> 12) & 0xFF
64         MAR = right_part & 0xFFF
65         IBR = None
66         PC += 1                #Increment PC after right instruction
67
68 def execute():
69     global AC, MQ, MBR, MAR, IR, PC, IBR
70
71     #Fetch Data for Arithmetic Ops
72     if IR in [1, 5, 6, 11, 12]:
73         MBR = to_signed(int(read_memory(MAR), 2))
74
75     if IR == 0:                #NOP
76         pass
77     elif IR == 1:             #LOAD M(X)

```



```

78     AC = MBR
79     elif IR == 5:           #ADD M(X)
80         AC += MBR
81     elif IR == 6:           #SUB M(X)
82         AC -= MBR
83
84     elif IR == 11:           #MUL M(X) (Upper 39 bits to AC, Lower 39 to
MQ)
85         res = AC * MBR
86         AC = res
87         MQ = 0
88     elif IR == 12:           #DIV M(X) (Quotient -> MQ, Remainder -> AC)
89         if MBR != 0:
90             MQ = AC // MBR
91             AC = AC % MBR
92         else:
93             print("Error: Division by Zero")
94
95     elif IR == 20:           #LSH (Left Shift)
96         AC = AC << 1
97     elif IR == 21:           #RSH (Right Shift)
98         AC = AC >> 1
99
100    elif IR == 33:           #STOR M(X)
101        #Write directly to file
102        write_memory(MAR, format(to_unsigned(AC), '040b'))
103
104    elif IR == 18:           #STOR_L M(X, 8:19)
105        current_word = int(read_memory(MAR), 2)           #This is the "Self
-Modifying" instruction
106
107        #Instruction structure: Left Op(8 bits) | Left Addr(12 bits) ||
Right Op(8 bits) | Right Addr(12 bits)
108        #We replace Bits 8-19 (The Left Address) with AC's lower 12
bits
109
110        left_op = (current_word >> 32) & 0xFF
111        right_part = current_word & 0xFFFFF
112        new_addr = AC & 0xFFF
113
114        new_word = (left_op << 32) | (new_addr << 20) | right_part
115        #Write directly to file
116        write_memory(MAR, format(new_word, '040b'))
117
118    elif IR == 13:           #JUMP M(X, 0:19)
119        PC = MAR
120        IBR = None           #Clear IBR to force fetch from new PC
121    elif IR == 15:           #JUMP+ M(X, 0:19)
122        if AC >= 0:
123            PC = MAR
124            IBR = None
125
126    elif IR == 255:           #HALT
127        print("\nHALT ENCOUNTERED")
128        return False
129
130    return True
131

```

```

132 #prints the status of each variable at every cycle
133 def print_trace(cycle):
134     print(f"Cycle {cycle:<3} | PC: {PC:<3} | IR: {IR:<3} | MAR: {MAR
135           :<4} | AC: {AC:<5} | MQ: {MQ:<5} | IBR: {'YES' if IBR else 'NO'}")
136
137 if __name__ == "__main__":
138     print(f"{'Cycle':<9} | {'PC':<7} | {'IR':<7} | {'MAR':<8} | {'AC
139           ':<9} | {'MQ':<9} | {'IBR'}")
140     print("-" * 70)
141
142     cycle = 0
143     running = True
144
145     while running:
146         cycle += 1
147         fetch_decode()
148         running = execute()
149         print_trace(cycle)
150
151     #Safety Break
152     if cycle > 500:
153         print("Terminating: Max cycles reached.")
154         break
155
156     #Dump Final Memory for Verification (Reading from file)
157     print(f"\nFinal Result (ANS at 104): {int(read_memory(104), 2)}")

```

Listing 4: IAS Processor Simulator

4 Results and Verification

4.1 Generated Machine Code (binary.txt)

Below is the generated machine code by assembler.py. This is the initial state of binary.txt, i.e., before running the processor simulator(ias.py). For brevity, large blocks of empty memory (zeros) have been omitted.

```

1 //INSTRUCTION SPACE (Addresses 0 to 12)
2 000000001000001100101000000110000001100100
3 0000111100000000000101111111000000000000
4 00000000100000110010000000101000001100101
5 000101010000000000000000100001000001100110
6 00000000100000110101100000101000001101010
7 00000101000001100110000100100000000000110
8 00000000100000000000000000000110000001100111
9 0000111100000000101000000000000000000000
10 00000000100000110011000000101000001101001
11 0010000100000110010000001101000000000000
12 00000000100000110011000100001000001101000
13 0000011000000110100100100001000001100101
14 0000110100000000000000000000000000000000
15
16 //[Addresses 13-99 omitted: All Zeros]
17
18 //VARIABLE SPACE (Addresses 100 to 107)
19 0000000000000000000000000000000000000000 // L

```

[illegible]

Listing 5: Truncated Content of binary.txt

4.2 Test Case Verification

The simulation was tested against the following standard case to verify the logic:

- **Target:** 25
- **Array:** {10, 20, 24, 25, 25, 30, 40, 50, 60, 70}
- **Expected Answer:** Index 3 (Memory Address 503) — First occurrence of 25.

I've attached the terminal screenshots showing the output. There were a total of 80 cycles but to prevent repetitiveness I've only shown cycles 1-34 and 44-80. It captures the complete flow of the simulation without feeling repetitious.

```
PS C:\Users\pragy\Downloads\Sem-2\Computer Architecture\assignments\ass 1> python -u "c:\Users\pragy\Downloads\Sem-2\Computer Architecture\assignments\ass 1\assembler.py"
Done. Binary saved to binary.txt
PS C:\Users\pragy\Downloads\Sem-2\Computer Architecture\assignments\ass 1> python -u "c:\Users\pragy\Downloads\Sem-2\Computer Architecture\assignments\ass 1\ias.py"
```

Cycle	PC	IR	MAR	AC	MQ	IBR
Cycle 1	PC: 0	IR: 1	MAR: 101	AC: 9	MQ: 0	IBR: YES
Cycle 2	PC: 1	IR: 6	MAR: 100	AC: 9	MQ: 0	IBR: NO
Cycle 3	PC: 2	IR: 15	MAR: 2	AC: 9	MQ: 0	IBR: NO
Cycle 4	PC: 2	IR: 1	MAR: 100	AC: 0	MQ: 0	IBR: YES
Cycle 5	PC: 3	IR: 5	MAR: 101	AC: 9	MQ: 0	IBR: NO
Cycle 6	PC: 3	IR: 21	MAR: 0	AC: 4	MQ: 0	IBR: YES
Cycle 7	PC: 4	IR: 33	MAR: 102	AC: 4	MQ: 0	IBR: NO
Cycle 8	PC: 4	IR: 1	MAR: 107	AC: 4294967296	MQ: 0	IBR: YES
Cycle 9	PC: 5	IR: 5	MAR: 106	AC: 4294967796	MQ: 0	IBR: NO
Cycle 10	PC: 5	IR: 5	MAR: 102	AC: 4294967800	MQ: 0	IBR: YES
Cycle 11	PC: 6	IR: 18	MAR: 6	AC: 4294967800	MQ: 0	IBR: NO
Cycle 12	PC: 6	IR: 1	MAR: 504	AC: 25	MQ: 0	IBR: YES
Cycle 13	PC: 7	IR: 6	MAR: 103	AC: 0	MQ: 0	IBR: NO
Cycle 14	PC: 10	IR: 15	MAR: 10	AC: 0	MQ: 0	IBR: NO
Cycle 15	PC: 10	IR: 1	MAR: 102	AC: 4	MQ: 0	IBR: YES
Cycle 16	PC: 11	IR: 33	MAR: 104	AC: 4	MQ: 0	IBR: NO
Cycle 17	PC: 11	IR: 6	MAR: 105	AC: 3	MQ: 0	IBR: YES
Cycle 18	PC: 12	IR: 33	MAR: 101	AC: 3	MQ: 0	IBR: NO
Cycle 19	PC: 0	IR: 13	MAR: 0	AC: 3	MQ: 0	IBR: NO
Cycle 20	PC: 0	IR: 1	MAR: 101	AC: 3	MQ: 0	IBR: YES
Cycle 21	PC: 1	IR: 6	MAR: 100	AC: 3	MQ: 0	IBR: NO
Cycle 22	PC: 2	IR: 15	MAR: 2	AC: 3	MQ: 0	IBR: NO
Cycle 23	PC: 2	IR: 1	MAR: 100	AC: 0	MQ: 0	IBR: YES
Cycle 24	PC: 3	IR: 5	MAR: 101	AC: 3	MQ: 0	IBR: NO
Cycle 25	PC: 3	IR: 21	MAR: 0	AC: 1	MQ: 0	IBR: YES
Cycle 26	PC: 4	IR: 33	MAR: 102	AC: 1	MQ: 0	IBR: NO
Cycle 27	PC: 4	IR: 1	MAR: 107	AC: 4294967296	MQ: 0	IBR: YES
Cycle 28	PC: 5	IR: 5	MAR: 106	AC: 4294967796	MQ: 0	IBR: NO
Cycle 29	PC: 5	IR: 5	MAR: 102	AC: 4294967797	MQ: 0	IBR: YES
Cycle 30	PC: 6	IR: 18	MAR: 6	AC: 4294967797	MQ: 0	IBR: NO
Cycle 31	PC: 6	IR: 1	MAR: 501	AC: 20	MQ: 0	IBR: YES
Cycle 32	PC: 7	IR: 6	MAR: 103	AC: -5	MQ: 0	IBR: NO
Cycle 33	PC: 7	IR: 15	MAR: 10	AC: -5	MQ: 0	IBR: NO
Cycle 34	PC: 8	IR: 0	MAR: 0	AC: -5	MQ: 0	IBR: NO

Figure 1: Terminal Output showing Register Trace. Note Cycle 8–12 where the address modification logic dynamically constructs the instruction LOAD M(504).

Cycle 44	PC: 3	IR: 21	MAR: 0	AC: 2	MQ: 0	IBR: YES
Cycle 45	PC: 4	IR: 33	MAR: 102	AC: 2	MQ: 0	IBR: NO
Cycle 46	PC: 4	IR: 1	MAR: 107	AC: 4294967296	MQ: 0	IBR: YES
Cycle 47	PC: 5	IR: 5	MAR: 106	AC: 4294967796	MQ: 0	IBR: NO
Cycle 48	PC: 5	IR: 5	MAR: 102	AC: 4294967798	MQ: 0	IBR: YES
Cycle 49	PC: 6	IR: 18	MAR: 6	AC: 4294967798	MQ: 0	IBR: NO
Cycle 50	PC: 6	IR: 1	MAR: 502	AC: 24	MQ: 0	IBR: YES
Cycle 51	PC: 7	IR: 6	MAR: 103	AC: -1	MQ: 0	IBR: NO
Cycle 52	PC: 7	IR: 15	MAR: 10	AC: -1	MQ: 0	IBR: NO
Cycle 53	PC: 8	IR: 0	MAR: 0	AC: -1	MQ: 0	IBR: NO
Cycle 54	PC: 8	IR: 1	MAR: 102	AC: 2	MQ: 0	IBR: YES
Cycle 55	PC: 9	IR: 5	MAR: 105	AC: 3	MQ: 0	IBR: NO
Cycle 56	PC: 9	IR: 33	MAR: 100	AC: 3	MQ: 0	IBR: YES
Cycle 57	PC: 0	IR: 13	MAR: 0	AC: 3	MQ: 0	IBR: NO
Cycle 58	PC: 0	IR: 1	MAR: 101	AC: 3	MQ: 0	IBR: YES
Cycle 59	PC: 1	IR: 6	MAR: 100	AC: 0	MQ: 0	IBR: NO
Cycle 60	PC: 2	IR: 15	MAR: 2	AC: 0	MQ: 0	IBR: NO
Cycle 61	PC: 2	IR: 1	MAR: 100	AC: 3	MQ: 0	IBR: YES
Cycle 62	PC: 3	IR: 5	MAR: 101	AC: 6	MQ: 0	IBR: NO
Cycle 63	PC: 3	IR: 21	MAR: 0	AC: 3	MQ: 0	IBR: YES
Cycle 64	PC: 4	IR: 33	MAR: 102	AC: 3	MQ: 0	IBR: NO
Cycle 65	PC: 4	IR: 1	MAR: 107	AC: 4294967296	MQ: 0	IBR: YES
Cycle 66	PC: 5	IR: 5	MAR: 106	AC: 4294967796	MQ: 0	IBR: NO
Cycle 67	PC: 5	IR: 5	MAR: 102	AC: 4294967799	MQ: 0	IBR: YES
Cycle 68	PC: 6	IR: 18	MAR: 6	AC: 4294967799	MQ: 0	IBR: NO
Cycle 69	PC: 6	IR: 1	MAR: 503	AC: 25	MQ: 0	IBR: YES
Cycle 70	PC: 7	IR: 6	MAR: 103	AC: 0	MQ: 0	IBR: NO
Cycle 71	PC: 10	IR: 15	MAR: 10	AC: 0	MQ: 0	IBR: NO
Cycle 72	PC: 10	IR: 1	MAR: 102	AC: 3	MQ: 0	IBR: YES
Cycle 73	PC: 11	IR: 33	MAR: 104	AC: 3	MQ: 0	IBR: NO
Cycle 74	PC: 11	IR: 6	MAR: 105	AC: 2	MQ: 0	IBR: YES
Cycle 75	PC: 12	IR: 33	MAR: 101	AC: 2	MQ: 0	IBR: NO
Cycle 76	PC: 0	IR: 13	MAR: 0	AC: 2	MQ: 0	IBR: NO
Cycle 77	PC: 0	IR: 1	MAR: 101	AC: 2	MQ: 0	IBR: YES
Cycle 78	PC: 1	IR: 6	MAR: 100	AC: -1	MQ: 0	IBR: NO
Cycle 79	PC: 1	IR: 15	MAR: 2	AC: -1	MQ: 0	IBR: YES
HALT ENCOUNTERED						
Cycle 80	PC: 2	IR: 255	MAR: 0	AC: -1	MQ: 0	IBR: NO
Final Result (ANS at 104): 3						

Figure 2: Final execution steps. The program correctly identifies the lower bound at index 3 and halts execution at Cycle 80.