

### IR2101(S)/IR2102(S) &(PbF)

## HIGH AND LOW SIDE DRIVER

#### **Features**

- Floating channel designed for bootstrap operation Fully operational to +600V
  Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- . 3.3V, 5V, and 15V logic input compatible
- · Matched propagation delay for both channels
- Outputs in phase with inputs (IR2101) or out of phase with inputs (IR2102)
- Also available LEAD-FREE


#### Description

The IR2101(S)/IR2102(S) are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL

# VOFFSET 600V max.


Voffset	600V max.
I <sub>O</sub> +/-	130 mA / 270 mA
Vout	10 - 20V
t <sub>on/off</sub> (typ.)	160 & 150 ns
Delay Matching	50 ns

#### **Packages**



output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.

#### Typical Connection



www.irf.com

## IR2101(S)/IR2102(S) & (PbF)

#### Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units
VB	High side floating supply voltage		-0.3	625	
VS	High side floating supply offset voltage		V <sub>B</sub> - 25	V <sub>B</sub> + 0.3	]
V <sub>HO</sub>	High side floating output voltage		V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	v
V <sub>CC</sub>	Low side and logic fixed supply voltage		-0.3	25	] *
V <sub>LO</sub>	Low side output voltage		-0.3	V <sub>CC</sub> + 0.3	1
V <sub>IN</sub>	Logic input voltage (HIN & LIN)		-0.3	V <sub>CC</sub> + 0.3	1
dV <sub>S</sub> /dt	Allowable offset supply voltage transient		_	50	V/ns
PD	Package power dissipation @ T <sub>A</sub> ≤ +25 °C	(8 lead PDIP)	_	1.0	
		(8 lead SOIC)	_	0.625	w
RthJA	Thermal resistance, junction to ambient	(8 lead PDIP)	_	125	°C/W
		(8 lead SOIC)	_	200	O, VV
TJ	Junction temperature		_	150	
TS	Storage temperature		-55	150	℃
TL	Lead temperature (soldering, 10 seconds)		_	300	1

#### **Recommended Operating Conditions**

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V<sub>S</sub> offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
VB	High side floating supply absolute voltage	V <sub>S</sub> + 10	V <sub>S</sub> + 20	
VS	High side floating supply offset voltage	Note 1	600	
V <sub>HO</sub>	High side floating output voltage	VS	VB	v
V <sub>CC</sub>	Low side and logic fixed supply voltage	10	20	
V <sub>LO</sub>	Low side output voltage	0	V <sub>CC</sub>	
V <sub>IN</sub>	Logic input voltage (HIN & LIN) (IR2101) & (HIN & LIN) (IR2102)	0	V <sub>CC</sub>	
TA	Ambient temperature	-40	125	°C

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to -V<sub>BS</sub>. (Please refer to the Design Tip DT97-3 for more details).

2 www.irf.com





