

Chapter-05: Combinational Logic with MSI and LSI

* Ex-5.1: Design an excess-3-to-BCD code converter using a 9-bit full adders MSI circuit.

Soln: $\text{Excess-3} = \text{BCD} + 0011$


$$\Rightarrow \text{BCD} = \text{Excess-3} - 0011$$

2's complement of 0011 = 1101

$$\text{BCD} = \text{Excess-3} + 1101$$

⇒ circuit diagram:


not used.



* EX-5.2: Using four MSI circuits, construct a binary parallel adder to add two 16-bit binary numbers. Label all carries between the MSI circuits.

My solⁿ:

(62)



$$C_{16} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

* EX-5.3: Using 9 Ex-OR gates and a 9-bit full adders MSI circuit, construct a 9-bit parallel adder/ subtractor. Use an input select variable v so that when $v=0$, the circuit adds and

when $v=1$, the circuit subtracts.

Soln: we know that,

(03)

$$q = g_{10} + p_0 c_{in}$$

$$c_L = g_{11} + p_1 q$$

$$= g_{11} + p_1 g_{10} + p_1 p_0 c_{in}$$

$$c_3 = g_{12} + p_2 c_2 \rightarrow$$

$$= g_{12} + p_2 g_{11} + p_2 p_1 g_{10} + p_2 p_1 p_0 c_{in}$$

$$c_7 = g_{13} + p_3 c_3$$

$$= g_{13} + p_3 g_{12} + p_3 p_2 g_{11} + p_3 p_2 p_1 g_{10} \\ + p_3 p_2 p_1 p_0 c_{in}$$

$$c_5 = g_{14} + p_4 g_{13} + p_4 p_3 g_{12} + p_4 p_3 p_2 g_{11} \\ + p_4 p_3 p_2 p_1 p_0 c_{in}$$

* Ex-5.5:

(a) using the AND-OR-Invert implementation procedure described in section 3.7,

Show that the output carry in a full-adder circuit can be expressed as.

$$C_{0+i} = G_i + P_i C_i = (G_i' P_i + G_i C_i)$$

So L.H.S:


$$\begin{aligned} \text{R.H.S} &= (G_i' P_i + G_i C_i)' \\ &= (G_i' P_i)' (G_i C_i)' \\ &= (G_i + P_i) (G_i + C_i) \\ &= G_i + G_i C_i + P_i G_i + P_i C_i \\ &\Rightarrow G_i (1+C_i) + P_i G_i + P_i C_i \\ &= G_i (1+P_i) + P_i C_i \\ &\Rightarrow G_i + P_i C_i \\ &= A_i B_i + (A_i + B_i) C_i \\ &= A_i B_i + A_i C_i + B_i C_i \\ &= C_{0+i} \end{aligned}$$

~~Ans~~

(b) IC type 74182 is a look-ahead carry generator MSI circuit that generates the carries with ANDOR-Invert gates. The MSI circuit assumes that the input terminals have the complements of the Q's, the P's and C₁. Derive the Boolean functions for the look-ahead carries C₂, C₃ and C₄ in this IC.

05

Soln:



$$C_1' = (G_0 + P_0' C_0')' = G_0 (P_0' C_0')' = G_0 (P_0 + C_0)$$

$$C_1' = G_0 P_0 (G_0 P_0 + G_0 C_0)$$

$$C_1 = (G_0 P_0 + G_0 C_0)'$$

$$C_2 = (G_1 P_1 + G_1 C_1)'$$

$$C_2 = (G_1 P_2 + G_1 C_2)'$$

$$C_3 = (G_3 P_3 + G_3 C_3)'$$

$$C_4 = (G_4 P_4 + G_4 C_4)'$$

* Ex - 5.6: (a) redefine the carry propagate and carry generate as follows:

(06)

$$P_i = A_i + B_i$$

$$G_i = A_i B_i$$

Show that the output carry and output sum of a full-adder becomes:

$$\begin{aligned} Q_{i+1} &= (C_i' P_i' + P_i') \\ &= G_i + P_i C_i G_i \\ &= (P_i G_i') \oplus C_i \end{aligned}$$

(b) The logic diagram of the first stage of a 4-bit parallel adder as implemented in IC type 74283 is shown in Fig. P5-6. Identify the P_i' and G_i' terminals as defined in (a) and show that the circuit implements a full-adder circuit.

(C) obtain the output carries C_3 and C_4 of a function of P_1' , P_2' , P_3' , G_1 , G_2 , G_3 and C in AND-OR-Invert form, and draw the two-level look-ahead circuit for this IC. (07)

Soln: Define,

$$P_i = A_i + B_i \text{ and}$$

$$G_i = A_i B_i \text{ and}$$

Show that $C_{i+1} = C_i(G_i + P_i')$ and
 $s_i = (P_i G_i') \oplus C_i$

The output of a full adder is:

$$s_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$s_i = (P_i G_i') \oplus C_i$$

$$= [(A_i + B_i)(A_i B_i)'] \oplus C_i$$

$$= [A_i A_i' + A_i B_i' + B_i A_i' + B_i B_i'] \oplus C_i$$


$$= [A_i B_i' + A_i B_i] \oplus C_i$$

$$= A_i \oplus B_i \oplus C_i$$

$$\begin{aligned}
 c_{i+1} &= \cdot(c_i' a_i' + p_i')' \\
 &= (c_i' a_i')' p_i \\
 &= (c_i + b_i) p_i \\
 &= (c_i + A_i B_i) (A_i + B_i) \\
 &= c_i A_i + c_i B_i + A_i B_i A_i + A_i B_i B_i \\
 &= A_i c_i + B_i c_i + A_i B_i + A_i B_i \\
 &= A_i c_i + B_i c_i + A_i B_i
 \end{aligned}$$

(B)

~~* Logic circuit:~~



~~* Ex - 5.7:~~

- (a) Assume that the XOR gate has a propagation delay of 20ns and that

the AND or OR gates have a propagation delay of 10ns. what is the total propagation delay time in the 9-bit adder of fig. 5-5? (09)

Soln: Total delay will be due to 3 levels

of above:

⇒ P & G generator.

⇒ Carry generator.

⇒ Sum generator.

P & G generator has a single level of Ex-OR & AND gates they will work in parallel delay₁ = max(20, 10) = 20

Carry generator has a two levels AND + OR gates they will work one after another delay₂ = 10 + 10 = 20

sum generator has a single level of Ex-OR gates they will work all in parallel delay $3 = 20$ ns (10)

$$\begin{aligned}\therefore \text{Total delay} &= \text{delay}_1 + \text{delay}_2 + \text{delay}_3 \\ &= 20 + 20 + 20 \\ &= 60 \text{ ns}\end{aligned}$$

(b) Assume that c_5 is propagated in the box of fig. 5-5 at the same time as the other carries. what will be the propagation delay time of the 16-bit adder of problem 5-2?

Soln:

For 16 bit adder, we have time delay $= 120 \text{ ns}$.

* Ex - 5.8: Design a binary multiplier.

that multiplies a 9-bit number

$B = b_3 b_2 b_1 b_0$ by a 3-bit number $\textcircled{11}$

$A = a_2 a_1 a_0$ to form the product

$C = c_6 c_5 c_4 c_3 c_2 c_1 c_0$. This can be done with 12 gates and two 9-bit

parallel adders. The AND gates are


used to form the products of pairs of bits. For example, the

product of a_0 and b_0 can be generated by ANDing a_0 with b_0 .

The partial products formed by the AND gates are summed with the parallel adders.

Soln:

(12)



*Ex-5.9: How many don't-care inputs are there in a BCD adder? (13)

Soln: There are 16×16 possibilities without the carry. This is doubled when you add in the carry, so there are a total of $2 \times 16 \times 16 = 512$ possible input permutations. Out of this, only $2 \times 10 \times 10 = 200$ are valid inputs — obviously.

Therefore, the answer is $512 - 200 = 312$.

* Ex-5.10: Design a combinational circuit that generates the 9's complement of a BCD digit?

Soln: At first, we can draw a truth table for simplification.

BCD

9's complement

A	B	C	D	w	x	y	z
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	2
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X


→ we can simplify this using k-map
and find:

$$w = A'B'C'; x = BC + B'C \equiv B \oplus C; y = C$$

$$z = 0.$$

→ Circuit Diagram:

(15)



*Ex-5.11: Design a decimal arithmetic unit with two selection variables, V_1 and V_0 and two BCD digits, A and B.

The unit should have four arithmetic operations which depend on the value of the selection variables as shown

below:

V_1	V_0	output function
0	0	$A + 9$'s complement of B
0	1	$A + B$
1	0	$A + 10$'s complement of A
1	1	$A + 1$ (add 1 to A)

Solⁿ:

(16)

⇒ In the first case, when $v_1 = 0$ and $v_0 = 0$, the output function is the sum of A and the 9's complement of B, which is equivalent to $A - B$ in decimal arithmetic.

⇒ In the second case, when $v_1 = 0$ and $v_0 = 1$, the output function is the sum of A and B.

⇒ In the third case, when $v_1 = 1$ and $v_0 = 0$, the output function is the sum of A and the 10's complement of B, which is equivalent to $A - B - 1$ in decimal arithmetic.

⇒ In the fourth case, when $v_1 = 1$ and $v_0 = 1$, the output function is the sum of A and 1.

* Ex-5.12: It is necessary to design a decimal adder for two digits represented in the excess-3 code (Table-1.2). Show that the correction after adding the two digits with a 9-bit binary adder is as follows:

- (a) The output carry is equal to the carry out of the binary adder.

Soln.

Let, A and B be the two digits to be added. Since the operands are represented in excess-3, the actual computation performed by the binary adder is $(A+3)+(B+3) = (A+B)+6$ instead of $A+B$.

If the carry is equal to 1, it means that $(A+B)+6 > 15$, or equivalently,

$(A+B) \geq 9$. The required output carry is therefore the same as the carry from the binary adder. (B)

(b) if output carry = 1, add 001


soln: If the output carry is equal to 1, the 9-bit sum in binary is equal to $A+B+6-16 = A+B-10$ instead. Hence 001 should be added to the 9-bit output.

(c) if output carry = 0, add 1101

soln: if the output carry is 0 the 9-bit sum in binary is equal to $A+B+6$, but the required output is $A+B+3$ instead. The correct sum can be produced by subtracting 3 from the output, or adding 1101

in binary, which is the 2's complement
of 3, to the output. ⑯

* Ex-5.13: Design a circuit that compares two 4-bit numbers, A and B, to check if they are equal. The circuit has one output π , so that $\pi=1$ if $A=B$ and $\pi=0$ if $A \neq B$.




* Ex-5.14: The 74185 IC is a 9-bit magnitude comparator similar to that in Fig-5.7, except that it has three more inputs and internal circuits that perform the equivalent logic as shown in Fig. P5-14. With these ICs, numbers of greater length may be compared by connecting comparators in cascade.

The $A < B$, $A > B$ and $A = B$ outputs of a stage handling less-significant bits are connected to the corresponding $A < B$, $A > B$ and $A = B$ inputs of the next stage handling more significant bits. The stage that handles the least significant bits must be a circuit as shown in Fig. 5-7. If the 74185 IC is used, a 1 must be

applied to the $A=B$ input and a 0 to the $A < B$ and $A > B$ inputs in the IC that handles the four least significant bits using one circuit as in fig. 5-7 and one 74L85 IC, obtain a circuit to compare two 8-bit numbers. Justify the circuit operation.

Soln:



~~E-X-5.15:~~ modify the BCD-to-Decimal decoder of Fig. 5-10 to give an output of all 0's when any invalid input combination occurs.

(2)

Solⁿ: Truth table:

Input BCD	Output (Decimal)
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	0
1011	0
1100	0
1101	0
1110	0
1111	0

⇒ now we can draw the circuit diagram.

* EX-5.16: Design a BCD-to-excess-3 converter with a BCD-to-decimal decoder and four OR gates. (23)

soln:

No	BCD				Excess-3			
	8 A	9 B	2 C	1 D	5 W	9 X	2 Y	1 Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

⇒ using K-map we find:


$$w = \sum(5, 6, 7, 8, 9)$$

$$x = \sum(1, 2, 3, 4, 9)$$

$$y = \sum(0, 3, 4, 7, 9)$$

$$z = \sum(0, 2, 4, 6, 8)$$

⇒ circuit diagram:



* Ex - 5.17: A combinational circuit is defined by the following three functions

$$F_1 = x'y' + xyZ'$$

$$F_2 = x' + y$$

$$F_3 = xy + x'y'$$

Design the circuit with a decoder and external gates.

由 sop:

$$\Rightarrow F_1 = n'y' + xy'z'$$

$$= n'y'(z+z') + xyz'$$

$$= n'y/z + n'y'z' + xyz'$$

$$= m_1 + m_0 + m_6$$

$$F_1 = \sum(0, 1, 3)$$

$$\Rightarrow F_2 = x' + y$$

$$= n'(y+y') + y(z+z')$$

$$= x'y + n'y' + yz + yz'$$

$$= n'y(z+z') + n'y'(z+z') + yz(x+x') + yz'$$

$$= x'yz + n'y'z' + n'y'z + n'y'z' + x'yz + x'yz$$

$$+ xyz' + n'y'z'$$

$$= n'yz + n'y'z' + n'y'z + n'y'z' + x'yz + xyz$$

$$F_2 = \sum(0, 1, 2, 3, 6, 7)$$

$$\Rightarrow F_3 = y + x'y'$$

$$= xy(z+z') + n'y'(z+z')$$


$$= xyz + n'yz' + n'y'z + n'y'z'$$

$$= m_7 + m_6 + m_1 + m_0$$

$$F_3 = \sum(0, 1, 6, 7)$$

circuit diagram:

(2b)



* Ex - 5.18: A combinational circuit is defined by the following two functions

$$F_1(x, y) = \Sigma(0, 3)$$


$$F_2(x, y) = \Sigma(1, 2, 3)$$

Implement the combinational circuit by means of the decoder shown in Fig. 5-12 and external NAND gates.

Soln:

(27)


$$\begin{aligned}
 \Rightarrow F_1(x,y) &= \sum(0,3) \\
 &= \sum(m_0 + m_3) \\
 &= (m_0 + m_3)' \\
 &= (m_0' + m_3')' \\
 \Rightarrow F_2(x,y) &= \sum(1,2,3) \\
 &= m_1 + m_2 + m_3 \\
 &= (m_1' m_2' m_3')'
 \end{aligned}$$



* Ex - 5.19: Construct a 5×32 decoder with four 3×8 decoder/demultiplexers and a 2×4 decoder. Use a block diagram construction as in Fig - 5.14.

Q. soln:

(2)



* Ex - 5.20: Draw the logic diagram of a 2-line-to-4-line decoder/demultiplexer using NOR gates only.

(29)

x	y	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


Here,

$$D_0 = x'y' = (x'y')' = (x+y)'$$

$$D_1 = xy = (xy)' = (x+y)'$$

$$D_2 = xy' = (x+y)'$$

$$D_3 = y' = (y')'$$

⇒ Circuit Diagram:

* Ex - 5.21: Specify the truth table of an octal-to-Binary priority encoder. provide an output to indicate if at least one of the inputs is a 1. The table can be listed with 9 rows and some of the inputs will have don't care values.

(30)

Inputs								outputs		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	Y ₂	Y ₁	Y ₀
1	0	0	0	0	0	0	0	0	0	0
x	1	0	0	0	0	0	0	0	0	1
x	x	1	0	0	0	0	0	0	1	0
x	x	x	1	0	0	0	0	0	1	1
x	x	x	x	1	0	0	0	1	0	0
x	x	x	x	x	1	0	0	1	0	1
y	x	x	x	x	x	1	0	1	1	0
y	x	x	x	x	x	x	1	1	1	1

* Ex - 5.22: Design a 4-line to 2-line priority encoder. Include an output E to indicate that at least one input is a 1.

(31)


Inputs				outputs			
D ₀	D ₁	D ₂	D ₃	Y ₁	Y ₀	E	
0	0	0	0	X	X	0	
1	0	0	0	0	0	1	
0	1	0	0	0	1	1	
0	0	1	0	1	0	1	
0	0	0	1	1	1	1	

* Ex-5.23: Implement the boolean function of example 5.4 with an 8×1 multiplexer with A, B and D connected to selection lines S₂, S₁, S₀ respectively.

Soln: I₀ through I₇ = C', 1, C', 0, C', C', 0, C

* Ex-5.24: Implement the combinational circuit specified in problem 5.17 with a dual 4-line to 1-line multiplexers, an OR gate, and Inverter.

21



$$\begin{array}{c} E \\ \hline 0 \end{array} \quad \begin{array}{c} S_1 \\ \hline 0 \end{array} \quad \begin{array}{c} S_0 \\ \hline 0 \end{array} \quad \begin{array}{c} y \\ \hline I_0 \end{array}$$

$$\begin{array}{ccc} 0 & 0 & 1 \\ 0 & 1 & 0 \end{array} \quad \begin{array}{c} I_1 \\ \hline \end{array}$$

$$\begin{array}{ccc} 0 & 1 & 0 \\ 0 & 1 & 1 \end{array} \quad \begin{array}{c} I_2 \\ \hline \end{array}$$

$$\begin{array}{ccc} 1 & 0 & 0 \\ 1 & 0 & 1 \end{array} \quad \begin{array}{c} I_3 \\ \hline \end{array}$$

$$\begin{array}{ccc} 1 & 0 & 1 \\ 1 & 1 & 0 \end{array} \quad \begin{array}{c} I_4 \\ \hline \end{array}$$

$$\begin{array}{ccc} 1 & 1 & 0 \\ 1 & 1 & 1 \end{array} \quad \begin{array}{c} I_5 \\ \hline \end{array}$$

$$\begin{array}{ccc} 1 & 1 & 1 \\ 1 & 1 & 1 \end{array} \quad \begin{array}{c} I_6 \\ \hline \end{array}$$

$$\begin{array}{ccc} 1 & 1 & 1 \\ 1 & 1 & 1 \end{array} \quad \begin{array}{c} I_7 \\ \hline \end{array}$$

*Ex-5.25: The 32×6 ROM together with the 2^0 line as shown in fig. P5-25 converts a 6-bit binary number to its corresponding 2-digit BCD number. For example, binary 100001 converts to BCD 0110011 (decimal-33). Specify the truth table for the ROM.

Ans:

(33)

I_5	I_4	I_3	I_2	I_1	2^0	D_6	D_5	D_4	D_3	D_2	D_1	D_0	decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	00
0	0	0	0	0	1	0	0	0	0	0	0	1	0.1
0	0	0	0	1	0	0	0	0	0	0	1	0	0.2
0	0	0	0	1	1	0	0	0	0	0	1	1	0.3
0	0	0	1	0	0	0	0	0	0	1	0	0	0.4
0	0	0	1	0	1	0	0	0	0	1	0	1	0.5
0	0	0	1	1	0	0	0	0	0	1	1	0	0.6
0	0	0	1	1	1	0	0	0	0	1	1	1	0.7
0	0	1	0	0	0	0	0	0	1	0	0	0	0.8
0	0	1	0	0	1	0	0	0	1	0	0	1	0.9
0	0	1	0	1	0	0	0	1	0	0	0	0	1.0
0	0	1	0	1	1	0	0	1	0	0	0	1	1.1
0	0	1	1	0	0	0	0	1	0	0	1	1	1.2
0	0	1	1	0	1	0	0	1	0	0	1	1	1.3

up to 63.

(3w)

* Ex-5.26: prove that a 32×8 ROM can be used to implement a circuit that generates the binary square of an input 5-bit number with $B_0 = A_0$ and $B_1 = 0$ as in Fig. 5.29(a). Draw a block diagram of the circuit and list the first four and the last four entries of the ROM truth table.

Soln: The truth table for the ROM would be as follows:

(35)

A_4	A_3	A_2	A_1	A_0	B_1	B_0	output
0	0	0	0	0	0	0	000000
0	0	0	0	1	0	1	000001
0	0	0	1	0	0	0	000100
0	0	0	1	1	0	1	000101
<hr/>							
1	1	1	0	1	0	1	111101
1	1	1	1	0	0	0	110100
1	1	1	1	1	0	1	111111

The first four and the last four entries of the ROM truth table are shown above.

* Ex-5.26: what size ROM would it take to implement:

(a) A BCD adder/subtractor with a control input to select between the addition and subtraction.

Soln.: To implement a BCD adder/subtractor with a control input to select between addition and subtraction,

we can use a 9-bit BCD Adder and a 9-bit BCD subtractor, and a 2-to-1 multiplexer to select between their outputs based on the control input. Each of the adder and subtractor circuits can be implemented using a 16×9 ROM. Therefore the total size of the ROM required would be:

$$2 \times 16 \times 9 + 1 \times 2 - to - 1 = 64 + 2 = 66$$

So, a 66×9 ROM would be needed to implement a BCD adder / subtractor with a control input to select between addition and subtraction.

(b) A binary multiplier that multiplies two 4-bit numbers;

Soln: To implement a binary multiplier that multiplies two 4-bit numbers, we would need a ROM with a size of $4 \times 4 = 16$ rows and 8 columns. The input bits of the two numbers would be connected to the address lines of the ROM and the outputs bits of the product would be read from the data lines of the ROM. 37

Therefore, a 16×8 ROM would be needed to implement a binary multiplier that multiplies two 4-bit numbers.

(C) Dual 4-line-to-1-line with common selection inputs.

soln: To implement dual 4-line to 1-line multiplexers with common selection inputs, we would need two 4×2 ROM's and a 2-to-1 multiplexer to select between their outputs. Each 4×2 ROM can be implemented using a 16×1 ROM and the 2-to-1 multiplexer can be implemented using a 2×1 ROM. Therefore the total size of ROM required would be:
 $2 \times 16 \times 1 \text{ ROM} + 1 \times 2 \times 1 \text{ ROM} + 1 \times 2 \text{-to-1 multiplexer} = 32 + 2 + 2 = 36$.

* Ex - 5.28: Each output inverts in the PLA of fig. 5.26 is replaced by an XOR gate. Each XOR gate has two inputs. One output is connected

to the output of the OR gate, and the other input is connected through links to a signal equivalent to either '0' or '1'. Show how to select the true/complement output in this configuration.

(39)

Soln: The input signals are connected to the XOR gate inputs and the output of the XOR gate is connected to the mux input. The select input of the mux is connected to the signal that corresponds to logic 1, and the other input of the mux is connected to the complement output of the XOR gate. Finally the output of the mux is connected

to the output buffer, which can invert or pass-through the signal if required.

* Ex-5.29! Derive the PLA program table for a combinational circuit that squares a 3-bit number. minimize the number of product terms.

Soln:

→ Truth table:

S.N	input xyz	outputs					
		D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	000	0	0	0	0	0	0
1	001	0	0	0	0	0	1
2	010	0	0	0	1	0	0
3	011	0	0	1	0	0	0
4	100	0	1	0	0	0	0
5	101	0	1	0	0	0	1
6	110	1	0	0	1	0	0
7	111	1	1	0	0	0	1

⇒ Derive the logic equation from above truth table:

$$D_0 = \Sigma(1, 3, 5, 7)$$

$$D_1 = 0$$

$$D_2 = \Sigma(2, 6)$$

$$D_3 = \Sigma(3)$$

$$D_4 = \Sigma(4, 5, 7)$$

$$D_5 = \Sigma(6, 7)$$

(1)

⇒ After minimizing, we find:

$$D_0 = z, D_1 = 0,$$

$$D_2 = x'y'z' + x'yz' = yz'$$

$$D_3 = x'yz + x'z'$$

$$D_4 = x'y'z' + x'y'z + x'yz$$

$$D_5 = yz + xyz'$$

* Ex-5.30: List the PLA program table for the BCD-to-excess-3 code converter defined in section 4.5.

Quesn.

Here,

$$w = A + BC + BD$$

$$w' = A'B' + A'C'D'$$

$$x = BC + BD + B'C'D'$$

$$x' = B'C'D' + BC + BD$$

$$y = D + C'D'$$

$$y' = C'D + CD'$$

$$z = D'$$

$$z' = D$$

(q2)

	product	$A'BCD$	outputs F_1, F_2, P_3, F_4
A	1	1 - - -	1 - - -
BC	2	- 1 + +	1 + - + -
BD	3	- 1 - 1	1 1 - -
$B'C'D'$	4	- 0 0 0	- 1 - -
CD	5	- - 1 1	- - 1 -
$C'D'$	6	- - 0 0	- - 1 -
D'	7	- - - 0	- - - 1

Shamim

*Ex-5.31: Design a combinational circuit using a ROM which accepts a 2-bit number and generate a binary number equal to the cube of the input binary number.

Soln:


(43)

⇒ Truth table:

Input	Output
00	000
01	001
10	100
11	111

⇒ now, we can draw the circuit diagram.

*Ex-5.32: Using ~~3x8~~ decoder and two OR gates design a full subtractor.



⇒ Truth table:

Inputs			outputs	
A	B	Bin	Bout	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

(n)

⇒ Logic diagram:

