{"payload":{"header_redesign_enabled":false,"results":[{"id":"131572811","archived":false,"color":"#f34b7d","followers":2,"has_funding_file":false,"hl_name":"pronoym99/PN-Sequence-Generator","hl_trunc_description":"This is a simulation based VHDL code developed in Xilinx to demonstrate a 4-bit PN sequence generator.","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":131572811,"name":"PN-Sequence-Generator","owner_id":22426058,"owner_login":"pronoym99","updated_at":"2018-11-06T04:29:52.680Z","has_issues":true}},"sponsorable":false,"topics":["simulation","vhdl","xilinx","sequence","vhdl-verification","vhdl-modules","sequence-generation","vhdl-code","vhdl-examples","vhdl-coursework"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":92,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apronoym99%252FPN-Sequence-Generator%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/pronoym99/PN-Sequence-Generator/star":{"post":"XmjGm-ixk9on1QctppF4iLd-R5k4hyFDlSSK6W76N7Mg53AaRnCacQlCeOLbX91X12oc8Qpjkx9fWb7JNSTZGg"},"/pronoym99/PN-Sequence-Generator/unstar":{"post":"b4nv39LqzzopzMLtpN8Uc87t6wld49sG7IrSbYH7BM45iJP9qJ82hN0Pn-2GyhczGLkYx0Xb9mp7TonO_Li_Dg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iOOCda_MrYG2ass6VEzl_9gM9fPbZSK559_KBddOBFWFemYY7fNwsIXfTzI496PlAruLWT8SDj4caT5rT05RZA"}}},"title":"Repository search results"}